

40V N-Channel Enhancement Mode MOSFET

Description

The APG180N04NF uses advanced APM-SGT V technology

to provide excellent $R_{\text{DS}(\text{ON})},$ low gate charge and

operation with gate voltages as low as 4.5V. This

device is suitable for use as a Battery protection

or in other Switching application.

General Features

V_{DS} = 40V I_D =180A


 $R_{DS(ON)} < 1.5m\Omega @ V_{GS}=10V$ (Type: 1.15m Ω)

Application

BMS

BLDC

UPS



PIN1

PIN1

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP180N04NF	PDFN5*6-8L	AP180N04NF XXX YYYY	5000

Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

Symbol	Parameter	Max.	Units
VDSS	Drain-Source Voltage	40	V
VGSS	Gate-Source Voltage	±20	V
ID@TC=25°C	Continuous Drain Current, VGS @ 10V1	180	А
ID@TC=100°C	Continuous Drain Current, VGS @ 10V1	125	А
IDM	Pulsed Drain Current	750	А
EAS	Single Pulsed Avalanche Energy	420	mJ
IAS	Avalanche Current	70	А
PD@TC=25°C	Power Dissipation	68	W
R₀JA	Thermal Resistance Junction-Ambient ¹	25	°C/W
RθJC	Thermal Resistance, Junction to Case	1.4	°C/W
TJ	Operating Junction Temperature Range	-55 to 150	°C
TSTG	Storage Temperature Range	-55 to 150	°C



40V N-Channel Enhancement Mode MOSFET

N-Channel Electrical Characteristics (T_J=25 $^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250µA	40	48	-	V
IDSS	Zero Gate Voltage Drain Current	V _{DS} =40V, V _{GS} =0V,	-	-	1.0	μA
IGSS	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} = ±20V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250µA	1.0	1.8	2.5	V
	Static Drain-Source on-Resistance	V _{GS} =10V, I _D =30A	-	1.15	1.5	mΩ
RDS(on)		V _{GS} =4.5V, I _D =20A	-	1.7	2.5	mΩ
Ciss	Input Capacitance		-	8300	-	pF
Coss	Output Capacitance	V _{DS} =20V, V _{GS} =0V, f=1.0MHz	-	1510	-	pF
Crss	Reverse Transfer Capacitance		-	130	-	pF
Qg	Total Gate Charge		-	127	-	nC
Qgs	Gate-Source Charge	V _{DS} =20V, I _D =85A, V _{GS} =10V	-	35	-	nC
Qgd	Gate-Drain("Miller") Charge	V 33- 10 V	-	26	-	nC
td(on)	Turn-on Delay Time		-	22.5	-	ns
tr	Turn-on Rise Time	V _{DD} =20V, I _D =85A,	-	6.7	-	ns
td(off)	Turn-off Delay Time	$R_{G}=1.6\Omega, V_{GS}=10V$	-	80.3	-	ns
t _f	Turn-off Fall Time		-	26.9	-	ns
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	185	А
ISM	Maximum Pulsed Drain to Source Diode Forward Current		-	-	750	А
VSD	Drain to Source Diode Forward Voltage V _{GS} =0V, I _S =30A		-	-	1.2	V
trr	Body Diode Reverse Recovery Time	TJ=25℃,	-	100	-	ns
Qrr	Body Diode Reverse Recovery Charge I⊧=Is,dI/dt=100A/µs		-	163	-	nC

Note :

1. The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.

2. The data tested by pulsed , pulse width $\,\leq\,$ 300us , duty cycle $\,\leq\,$ 2%

3、The EAS data shows Max. rating . The test condition is VDD =32V,VGS =10V,L=0.1mH,IAS =70A

 $4\,{\scriptstyle \smallsetminus}\,$ The power dissipation is limited by 150 $^\circ\!{\rm C}$ junction temperature

5. The data is theoretically the same as I D and I DM, in real applications, should be limited by total power dissipation.



40V N-Channel Enhancement Mode MOSFET

Typical Characteristics




Figure1: Typical Output Characteristics




Figure 3: Typical Body Diode Transfer Characteristics




Figure 5: Typical Breakdown Voltage vs Junction Temperature




Figure 2: Typical GateCharge vs Gate to Source Voltage





Figure 4: Typical Capacitance vs Drain to Source Voltage







40V N-Channel Enhancement Mode MOSFET




Figure 7: Maximum Forward Bias Safe Operating Area.




Figure 9: Maximum EAS vs Channel Temperature





Figure 8: Typical Drain to Source ON Resistance vs Drain Current










Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Cas




40V N-Channel Enhancement Mode MOSFET

Package Mechanical Data-PDFN5*6-8L-JQ Single







		Com	mon		
Symbol	mm		Inch		
	Mim	Max	Min	Max	
A	1.03	1.17	0.0406	0.0461	
b	0.34	0.48	0.0134	0.0189	
С	0.824	0.0970	0.0324	0.082	
D	4.80	5.40	0.1890	0.2126	
D1	4.11	4.31	0.1618	0.1697	
D2	4.80	5.00	0.1890	0.1969	
E	5.95	6.15	0.2343	0.2421	
E1	5.65	5.85	0.2224	0.2303	
E2	1.60	/	0.0630	/	
е	1.27	' BSC	0.05	BSC	
L	0.05	0.25	0.0020	0.0098	
L1	0.38	0.50	0.0150	0.0197	
L2	0.38	0.50	0.0150	0.0197	
Н	3.30	3.50	0.1299	0.1378	
I	/	0.18	/	0.0070	



40V N-Channel Enhancement Mode MOSFET

Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.

O



40V N-Channel Enhancement Mode MOSFET

Edition	Date	Change
RVE1.0	2021/12/31	Initial release

Copyright Attribution"APM-Microelectronice"