

# <u>AP35H04NF</u>

### 40V N+N-Channel Enhancement Mode MOSFET

#### Description

The AP35H04NF uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

V<sub>DS</sub> = 40V I<sub>D</sub> =35A


 $R_{DS(ON)} < 10m\Omega @ V_{GS}=10V$  (Type: 8.6m $\Omega$ )

#### Application


Battery protection


Load switch

Uninterruptible power supply









#### Package Marking and Ordering Information

| Product ID | Pack       | Marking            | Qty(PCS) |
|------------|------------|--------------------|----------|
| AP35H04NF  | PDFN5*6-8L | AP35H04NF XXX YYYY | 5000     |

#### Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

| Symbol              | Parameter  | Rating     | Units |
|---------------------|--|------------|-------|
| Vds                 | Drain-Source Voltage   | 40         | V     |
| Vgs                 | Gate-Source Voltage  | ±20        | V     |
| I <b>⊳@Tc=25°</b> C | Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup> | 35         | A     |
| I <b>⊳@Tc=100</b> ℃ | Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup> | 23         | А     |
| Ідм                 | Pulsed Drain Current <sup>2</sup>                            | 100        | А     |
| EAS                 | Single Pulse Avalanche Energy <sup>3</sup>                   | 81         | mJ    |
| las                 | Avalanche Current  | 16         | А     |
| P₀@T₀=25℃           | Total Power Dissipation <sup>4</sup>                         | 33.7       | W     |
| Tstg                | Storage Temperature Range                                    | -55 to 150 | °C    |
| TJ                  | Operating Junction Temperature Range                         | -55 to 150 | °C    |
| R <sub>0</sub> JA   | Thermal Resistance Junction-Ambient <sup>1</sup>             | 25         | °C/W  |
| R <sub>θ</sub> JC   | Thermal Resistance Junction-Case <sup>1</sup>                | 2.1        | °C/W  |



### 40V N+N-Channel Enhancement Mode MOSFET

#### Symbol Parameter Conditions Min. Max. Unit Typ. **BVDSS** Vgs=0V . Ip=250uA V Drain-Source Breakdown Voltage 40 ------△BVDSS/△TJ Reference to 25°C, I<sub>D</sub>=1mA 0.028 V/°C **BVDSS** Temperature Coefficient ------V<sub>GS</sub>=10V, I<sub>D</sub>=30A 8.5 10 ---RDS(ON) Static Drain-Source On-Resistance mΩ $V_{GS}$ =4.5V , $I_D$ =15A 10 16 \_\_\_\_ VGS(th) Gate Threshold Voltage 1.2 1.6 2.5 V VGS=VDS, ID =250uA V<sub>GS(th)</sub> Temperature Coefficient -6.16 ---mV/°C ∆V<sub>GS(th)</sub> ---V<sub>DS</sub>=40V , V<sub>GS</sub>=0V , T<sub>J</sub>=25°C 1 ------IDSS Drain-Source Leakage Current uA V<sub>DS</sub>=40V, V<sub>GS</sub>=0V, T<sub>J</sub>=55°C 5 -------IGSS VGS=±20V, VDS=0V ±100 Gate-Source Leakage Current ---\_\_\_\_ nA Forward Transconductance V<sub>DS</sub>=5V , I<sub>D</sub>=30A 22 S \_\_\_ gfs ---Gate Resistance V<sub>DS</sub>=0V, V<sub>GS</sub>=0V, f=1MHz 1.7 3.4 Ω $R_g$ ---Total Gate Charge (4.5V) 37 Qg \_\_\_\_ \_\_\_\_ Qgs Gate-Source Charge VDS=20V, VGS=10V, ID=25A ---6 --nC Gate-Drain Charge 7 Qgd ---\_\_\_ Td(on) Turn-On Delay Time 12 ------Tr **Rise Time** 12 ------ $V_{DD}$ =30V , $V_{GS}$ =10V , $R_{G}$ =1 $\Omega$ ns ID=25A Td(off) Turn-Off Delay Time ---38 ---9 Tf Fall Time \_\_\_ ---Input Capacitance 2400 $C_{\text{iss}}$ \_\_\_\_ \_\_\_ Coss **Output Capacitance** V<sub>DS</sub>=20V, V<sub>GS</sub>=0V, f=1MHz ---192 --pF Crss **Reverse Transfer Capacitance** 165 ------Continuous Source Current<sup>1,5</sup> 50 ls -------А V<sub>G</sub>=V<sub>D</sub>=0V , Force Current Pulsed Source Current<sup>2,5</sup> ISM \_\_\_\_ ---200 А VSD Diode Forward Voltage<sup>2</sup> V 1.2 V<sub>GS</sub>=0V , I<sub>S</sub>=1A , T<sub>J</sub>=25°C -----t<sub>rr</sub> **Reverse Recovery Time** ---22 --nS IF=30A, dI/dt=100A/µs, TJ=25°C Qrr **Reverse Recovery Charge** \_\_\_ 11 nC \_\_\_

#### Electrical Characteristics (TJ=25°C, unless otherwise noted)

Note :

1、The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.

2、The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%

3、The EAS data shows Max. rating . The test condition is VDD=36V,VGS =10V,L=0.1mH,IAS =16A


4. The power dissipation is limited by  $150^{\circ}$ C junction temperature


5. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation


N





### 40V N+N-Channel Enhancement Mode MOSFET












**Figure 4: Body Diode Characteristics** 




**Figure 6: Capacitance Characteristics** 

ω



# <u>AP35H04NF</u>

### 40V N+N-Channel Enhancement Mode MOSFET








Figure 9: Maximum Safe Operating Area vs. Case Temperature




Figure 8: Normalized on Resistance vs Junction Temperature






Figure 10: Maximum Continuous Drain Current








40V N+N-Channel Enhancement Mode MOSFET

## Package Mechanical Data-DFN5\*6-8L-JQ Double



|        | Common<br>mm |         |      |
|--------|--------------|---------|------|
| Symbol |              |         |      |
|        | Mim          | Nom     | Max  |
| А      | 0.90         | 1.00    | 1.10 |
| b      | 0.33         | 0.41    | 0.51 |
| С      | 0.20         | 0.25    | 0.30 |
| D1     | 4.80         | 4.90    | 5.00 |
| D2     | 3.61         | 3.81    | 3.96 |
| E      | 5.90         | 6.00    | 6.10 |
| E1     | 5.70         | 3.30    | 3.45 |
| E2     | 3.38         | 3.05    | 3.20 |
| е      |              | 1.27BSC |      |
| Н      | 0.41         | 0.51    | 0.61 |
| К      | 1.10         |         |      |
| L      | 0.51         | 0.61    | 0.71 |
| L1     | 0.06         | 0.13    | 0.20 |
| М      | 0.50         |         |      |
| а      | 0°           |         | 12°  |



### 40V N+N-Channel Enhancement Mode MOSFET

### Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliabilityproducts. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.



### 40V N+N-Channel Enhancement Mode MOSFET

| Edition | Date     | Change          |
|---------|----------|-----------------|
| Rve1.0  | 2020/8/1 | Initial release |

Copyright Attribution"APM-Microelectronice"

 $\mathbf{ }$