

Description

The AP4N65F/P is silicon N-channel Enhanced

VDMOSFETs, is obtained by the self-aligned planar Technology

which reduce the conduction loss, improve switching

performance and enhance the avalanche energy. The transistor

can be used in various power switching circuit for system

miniaturization and higher efficiency.

General Features

VDS =650V,ID =4A

RDS(ON) <2.4Ω@ VGS=10V

Application

Uninterruptible Power Supply(UPS)


Power Factor Correction (PFC)

Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP4N65F	TO-220F-3L	AP4N65F XXX YYYY	1000
AP4N65P	TO-220-3L	AP4N65P XXX YYYY	1000

Absolute Maximum Ratings T_C = 25°C, unless otherwise noted

		Value		
Parameter	Symbol	TO-220F	TO-220	Unit
Drain-Source Voltage (V _{GS} = 0V)	Voss	650	-	V
Continuous Drain Current	I _D	4	_	Α
Pulsed Drain Current (note1)	Ірм	16		Α
Gate-Source Voltage	Vgss	±30		V
Single Pulse Avalanche Energy (note2)	Eas	160		mJ
Avalanche Current (note1)	lar	4		Α
Repetitive Avalanche Energy (note1)	Ear	20		mJ
Power Dissipation (T _C = 25°C)	P _D	36		W
Operating Junction and Storage Temperature Range	TJ, Tstg	-55~+	·150	°C
Thermal Resistance, Junction-to-Case	RthJC	3.47		K/W
Thermal Resistance, Junction-to-Ambient	RthJA	62.5		













Electrical Characteristics (T_A=25°Cunless otherwise noted)

	Symbol		Value			
Parameter		Test Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V(BR)DSS	V _{GS} = 0V, I _D = 250μA	650			V
Zero Gate Voltage Drain Current	Ipss	$V_{DS} = 650V$, $V_{GS} = 0V$, $T_{J} = 25^{\circ}C$			1	μA
Gate-Source Leakage	Igss	V_{GS} = $\pm 30V$	1		±100	nA
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250\mu A$	3.0		4.0	V
Drain-Source On-Resistance (Note3)	RDS(on)	V _{GS} = 10V, I _D = 2.0A		2	2.4	Ω
Input Capacitance	C _{iss}			580		
Output Capacitance	Coss	$V_{GS} = 0V$, $V_{DS} = 25V$,		69.5		pF
Reverse Transfer Capacitance	Crss	f = 1.0MHz		10.9		
Total Gate Charge	Qg			15		
Gate-Source Charge	Q _{gs}	$V_{DD} = 520V, I_D = 4.0A,$ $V_{GS} = 10V$		2.5		nC
Gate-Drain Charge	Q_{gd}	·		7.5		
Turn-on Delay Time	t d(on)			12		
Turn-on Rise Time	tr	V _{DD} = 400V, I _D =4.0A,		22		
Turn-off Delay Time	t _{d(off)}	$R_G = 25 \Omega$		50		ns
Turn-off Fall Time	t _f			48		
Continuous Body Diode Current	Is				4	
Pulsed Diode Forward Current	Іѕм	T _C = 25 °C			16	Α
Body Diode Voltage	V _{SD}	T _J = 25°C, I _{SD} = 4.0A, V _{GS} = 0V			1.4	V
Reverse Recovery Time	t _{rr}	V _{GS} = 0V,I _S = 4.0A,		250		ns
Reverse Recovery Charge	Q _{rr}	di _F /dt =100A /μs		3.5		μC

Notes

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. I_{AS} = 4A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25 $^{\circ}C$
- 3. Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%



Typical Characteristics T_J = 25°C, unless otherwise noted

Figure 1. Output Characteristics (T_J = 25°C)




Figure 2. Body Diode Forward Voltage




Figure 3. Drain Current vs. Temperature




Figure 4. Power Dissipation vs. Temperature




Figure 5. Transfer Characteristics





Figure 6. On-Resistance vs. Temperature



1.2



650V N-Channel Enhancement Mode MOSFET Figure 8. Gate Charge

Figure 7. Capacitance 104 10³ $C_{iss} \equiv$ Capacitance pF $\mathsf{C}_{\mathsf{oss}}$ 10² $\mathsf{C}_{\mathsf{rss}}$ 10¹ $V_{GS} = 0V$ f = 1MHz 100 10 20 30 40 V_{DS}, Drain-to-Source Voltage (V)

Figure 9. Transient Thermal Impedance TO-220F




Figure 10. Transient Thermal Impedance






Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform







Figure C: Unclamped Inductive Switching Test Circuit and Waveform








Dim.	Min.	Max.
Α	10.0	10.4
В	2.5	3.0
С	3.5	4.0
D	28.0	30.0
E	1.1	1.5
F	6.2	6.6
G	2.9	3.3
Н	15.0	16.0
I	0.35	0.45
J	4.3	4.7
K	1.2	1.4
All Dimensions in millimeter		



Dim.	Min.	Max.	
Α	9.9	10.3	
В	2.9	3.5	
С	1.15	1.45	
D	12.75	13.25	
E	0.55	0.75	
F	3.1	3.5	
G	1.25	1.45	
Н	Typ 2.54		
I	Typ 5.08		
J	4.55	4.75	
K	2.4	2. 7	
L	6.35	6.75	
М	15.0	16.0	
N	2.75	3.15	
0	0.45	0.60	
All Dimensions in millimeter			



Dim.	Min. Max.		
Α	10.0	10. 5	
В	7.25	7.75	
С	1.3	1.5	
D	0.55	0.75	
E	5.0	6.0	
F	1.4	1.6	
G	0.75	0.95	
Н	1.15	1.35	
I	Typ 2.54		
J	8.4	8.6	
K	4.4	4.6	
L	1.25	1.45	
М	0.02	0.1	
N	2.4	2.8	
0	0.35	0.45	
All Dimensions in millimeter			



650V N-Channel Enhancement Mode MOSFET Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.