

Description

The AP4606C uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

 $V_{DS} = 20V I_{D} = 6.5A$


 $R_{DS(ON)} < 35m\Omega$ @ $V_{GS}=10V$ (Type: $28m\Omega$)


 $V_{DS} = -20V I_{D} = -5.8A$

 $R_{DS(ON)} < 80 \text{m}\Omega$ @ V_{GS} =-10V (Type: 55m Ω)

Application

BLDC





Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP4606C	SOP-8L	AP4606C XXX YYYY	3000

Absolute Maximum Ratings (T_C=25°Cunless otherwise noted)

Symbol	Parameter	Parameter N-Ch P-Ch		Units
VDS	Drain-Source Voltage	20 -20		V
Vgs	Gate-Source Voltage	±20	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	6.5 -5.8		А
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	rrent, V _{GS} @ 10V ¹ 3.8 -3.5		А
Ірм	Pulsed Drain Current ²	52	-40	А
EAS	Single Pulse Avalanche Energy ³	12 18		mJ
P _D @T _A =25°C	Total Power Dissipation ⁴	1.5 1.5		W
Тѕтс	Storage Temperature Range	-55 to 150		°C
TJ	Operating Junction Temperature Range	-55 to 150		°C
Reja	Thermal Resistance Junction-Ambient ¹	105		°C/W
R _e Jc	Thermal Resistance Junction-Case ¹	50		°C/W





N-Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =250uA	20	22		V	
	Static Drain-Source On-Resistance ²	V _{GS} =4.5V , I _D =3A		28	35	mΩ	
Rds(on)		V _{GS} =2.5V , I _D =2A		32	40		
VGS(th)	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250uA$	0.5	0.75	1.2	V	
		V _{DS} =16V , V _{GS} =0V , T _J =25°C			1	uA	
IDSS	Drain-Source Leakage Current	V _{DS} =16V , V _{GS} =0V , T _J =55°C			5		
Igss	Gate-Source Leakage Current	V _{GS} =±12V , V _{DS} =0V			±100	nA	
gfs	Forward Transconductance	V _{DS} =5V , I _D =3A		10.5		S	
Qg	Total Gate Charge (4.5V)			4.6			
Qgs	Gate-Source Charge	V _{DS} =15V , V _{GS} =4.5V , I _D =3A		0.7		nC	
Qgd	Gate-Drain Charge			1.5			
Td(on)	Turn-On Delay Time			1.6			
Tr	Rise Time	V_{DD} =10V , V_{GS} =4.5V , R_{G} =3.3 Ω		42			
Td(off)	Turn-Off Delay Time	I _D =3A		14		ns	
T _f	Fall Time			7			
Ciss	Input Capacitance			310			
Coss	Output Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz		49		pF	
Crss	Reverse Transfer Capacitance]		35			
ls	Continuous Source Current ^{1,4}	V _G =V _D =0V , Force Current			3.6	Α	
VsD	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25°C			1.2	V	

Note:

- 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- $2 \, {\scriptstyle \searrow}$ The data tested by pulsed , pulse width $\leq 300 us$, duty cycle $\leq 2 \%$
- $3 {\,{}^{^\circ}} \text{C}$ junction temperature
- $\textbf{4.} \ \, \textbf{The data is theoretically the same as } \textbf{I}_{\textbf{D}} \ \, \textbf{and} \ \, \textbf{I}_{\textbf{DM}} \ \, \textbf{, in real applications} \ \, \textbf{, should be limited by total power dissipation}.$



P-Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V _{GS} =0V , I _D =-250uA	-20	-22		V	
_		V _{GS} =-4.5V , I _D =-3A		55	80		
Rds(on)	Static Drain-Source On-Resistance ²	V _{GS} =-2.5V , I _D =-2A		75	100	mΩ	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=-250uA$	-0.45	-0.6	-1.0	V	
		V _{DS} =-20V , V _{GS} =0V , T _J =25°C			-1	uA	
IDSS	Drain-Source Leakage Current	V _{DS} =-20V , V _{GS} =0V , T _J =55°C			-5		
Igss	Gate-Source Leakage Current	V_{GS} = $\pm 12V$, V_{DS} = $0V$			±100	nA	
gfs	Forward Transconductance	V _{DS} =-5V , I _D =-3A		12.2		S	
Q_g	Total Gate Charge (-4.5V)			10.1			
Qgs	Gate-Source Charge	V _{DS} =-15V , V _{GS} =-4.5V , I _D =-3A		1.21		nC	
Q_{gd}	Gate-Drain Charge			2.46			
T _{d(on)}	Turn-On Delay Time			5.6			
Tr	Rise Time	V_{DD} =-10V , V_{GS} =-4.5V , R_{G} =3.3 Ω		32.2			
$T_{d(off)}$	Turn-Off Delay Time	I _D =-3A		45.6		ns	
T_f	Fall Time			29.2			
Ciss	Input Capacitance			677			
Coss	Output Capacitance	V _{DS} =-15V , V _{GS} =0V , f=1MHz		82		pF	
Crss	Reverse Transfer Capacitance			73			
ls	Continuous Source Current ^{1,4}	V _G =V _D =0V , Force Current			-3	Α	
Vsp	Diode Forward Voltage ²	V _{GS} =0V , I _S =-1A , T _J =25°C			-1	V	

Note:

- 1. The data tested by surface mounted on a 1 inch $^2\,\text{FR-4}$ board with 2OZ copper.
- 2、The data tested by pulsed , pulse width $\, \leq \, 300 us$, duty cycle $\, \leq \, 2\%$
- 4、 The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.



N-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Source Drain Forward Characteristics




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized RDSON vs. TJ








Fig.7 Capacitance

Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance






Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform





P-Channel Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.3 Forward Characteristics Of Reverse




Fig.5 Normalized V_{GS(th)} vs. T_J




Fig.2 On-Resistance vs. Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized RDSON vs. TJ










Fig.7 Capacitance

Fig.8 Safe Operating Area






Fig.9 Normalized Maximum Transient Thermal Impedance











Fig.11 Gate Charge Waveform




Package Mechanical Data-SOP-8L







Cl - 1	Dimensions Ir	n Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
Α	1. 350	1. 750	0. 053	0.069
A1	0. 100	0. 250	0. 004	0. 010
A2	1. 350	1. 550	0. 053	0. 061
b	0. 330	0. 510	0. 013	0. 020
С	0. 170	0. 250	0.006	0. 010
D	4. 700	5. 100	0. 185	0. 200
E	3. 800	4. 000	0. 150	0. 157
E1	5. 800	6. 200	0. 228	0. 244
е	1. 270 (BSC)		0. 050 (BSC)	
L	0. 400	1. 270	0. 016	0. 050
θ	0°	8°	0°	8°



Recommended Minimum Pads





Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.





Edition	Date	Change
Rve1.0	2021/12/21	Initial release

Copyright Attribution"APM-Microelectronice"