

#### **Description**

The AP25G02NF uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 20V I_{D} = 32A$ 

 $R_{DS(ON)} < 10 m\Omega$  @  $V_{GS}$ =4.5V (Type: 7.7 $m\Omega$ )

 $V_{DS} = -20V I_{D} = -26.8A$ 


 $R_{DS(ON)} < 20m\Omega @ V_{GS} = -4.5V$  (Type: 16.8m $\Omega$ )


#### **Application**

Wireless charging

Boost driver

Brushless motor





**Package Marking and Ordering Information** 

Product ID	Pack	Marking Qt		
AP25G02NF	PDFN5*6-8L	AP25G02NF XXX YYYY	5000	

#### Absolute Maximum Ratings (T<sub>C</sub>=25°Cunless otherwise noted)

Symbol	Parameter	N-Ch	P-Ch	Units
Vos	Drain-Source Voltage	20	-20	V
Vgs	Gate-Source Voltage	±12	±12	V
I <b></b> D@Tc=25℃	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	32	26.8	А
I <sub>D</sub> @T <sub>C</sub> =100℃	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	27.4	-22.5	А
Ідм	Pulsed Drain Current <sup>2</sup>	78	-69.1	А
EAS	Single Pulse Avalanche Energy <sup>3</sup>	150	135	mJ
las	Avalanche Current	72	68	А
P <sub>D</sub> @T <sub>C</sub> =25℃	Total Power Dissipation <sup>4</sup>	46	41.3	W
Тѕтс	Storage Temperature Range	-55 to 150	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	-55 to 150	$^{\circ}$ C
RøJA	Thermal Resistance Junction-Ambient <sup>1</sup>	62		°C/W
Rejc	Thermal Resistance Junction-Case <sup>1</sup>	5		°C/W
		!		





### Electrical Characteristics (T<sub>c</sub>=25 ℃ unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	20	23	-	V
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V,	-	-	1.0	μΑ
IGSS	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=250\mu A$	0.58	0.65	1.2	V
DD0()	V <sub>GS</sub> =4.5V, I <sub>D</sub> =25A	-	7.7	10		
RDS(on)	Static Drain-Source on-Resistance note3	V <sub>GS</sub> =2.5V, I <sub>D</sub> =10A	-	10	13	mΩ
$C_{iss}$	Input Capacitance		-	1458	-	pF
Coss	Output Capacitance	V <sub>DS</sub> =10V, V <sub>GS</sub> =0V, f=1.0MHz	-	238	-	pF
Crss	Reverse Transfer Capacitance		-	212	-	pF
$Q_g$	Total Gate Charge	V <sub>DS</sub> =10V, I <sub>D</sub> =25A, V <sub>GS</sub> =4.5V	-	19	-	nC
$Q_gs$	Gate-Source Charge		-	3	-	nC
$Q_{gd}$	Gate-Drain("Miller") Charge		-	6.4	-	nC
td(on)	Turn-on Delay Time		-	10	-	ns
t <sub>r</sub>	Turn-on Rise Time	$V_{DS}$ =10V, $I_{D}$ =10A, $R_{GEN}$ =3 $\Omega$ ,	-	21	-	ns
td(off)	Turn-off Delay Time	V <sub>GS</sub> =4.5V	-	39	-	ns
t <sub>f</sub>	Turn-off Fall Time		-	19	-	ns
IS	Maximum Continuous Drain to Source D	Diode Forward Current	-	-	50	Α
ISM	Maximum Pulsed Drain to Source Dio	Maximum Pulsed Drain to Source Diode Forward Current		-	200	Α
VSD	Drain to Source Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =30A	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	IE-004 41/44-4004/:	-	25	-	ns
Qrr	Body Diode Reverse Recovery Charge	- IF=20A,dI/dt=100A/μs	-	20	-	nC

#### Note

- 1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- $2_{\times}$  The data tested by pulsed , pulse width  $\leqq$  300us , duty cycle  $\leqq$  2%
- 3. The EAS data shows Max. rating . The test condition is  $V_{DD}$ =16V, $V_{GS}$ =10V,L=0.1mH,I<sub>AS</sub>=21A
- 4. The power dissipation is limited by 150 ℃ junction temperature
- 5 The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications , should be limited by total power dissipation.





#### **Electrical Characteristics (Tc=25** ℃ unless otherwise noted)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> = -250μA	-20	-22	-	V
IDSS	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -20V, V <sub>GS</sub> =0V,	-	-	-1	μA
IGSS	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±12V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = -250µA	-0.58	-0.7	-1.2	V
DD0( )	01 11 12 13 14	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -10A	-	16.8	20	mΩ
RDS(on)	Static Drain-Source on-Resistance note2	V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -5A	-	21.5	25	
Ciss	Input Capacitance	.,	-	2000	-	pF
Coss	Output Capacitance	$V_{DS}$ = -10V, $V_{GS}$ =0V, f=1.0MHz	-	242	-	pF
Crss	Reverse Transfer Capacitance		-	231	-	pF
Qg	Total Gate Charge		-	15.3	-	nC
Qgs	Gate-Source Charge	V <sub>DS</sub> = -10V, I <sub>D</sub> = -6A, V <sub>GS</sub> = -4.5V	-	2.2	-	nC
Q <sub>gd</sub>	Gate-Drain("Miller") Charge		-	4.4	-	nC
td(on)	Turn-on Delay Time		-	10	-	ns
t <sub>r</sub>	Turn-on Rise Time	$V_{DD} = -10V$ , $I_{D} = -12A$ , $V_{GS} = -4.5V$ ,	-	31	-	ns
td(off)	Turn-off Delay Time	$R_{GEN}=2.5\Omega$	-	28	-	ns
t <sub>f</sub>	Turn-off Fall Time		-	8	-	ns
IS	Maximum Continuous Drain to Source Diode ForwardCurrent		-	-	-12	Α
ISM	Maximum Pulsed Drain to Source Diode Forward Current		-	-	-48	Α
VSD	Drain to Source Diode Forward Voltage V <sub>GS</sub> =0V, I <sub>S</sub> = -12A		-	-0.8	-1.2	V

#### Note:

- 1. The data tested by surface mo unted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2. The data tested by pulsed , pulse width  $\leq 300 \text{us}$  , duty cycle  $\leq 2\%$
- 3. The EAS data shows Max. rating . The test condition is V<sup>DD</sup>=-16V,V<sup>GS</sup>=-10V,L=0.1mH,I<sup>AS</sup>=-21A
- 4. The power dissipation is limited by 150 ℃ junction temperature
- 5 . The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.



# **N-Typical Characteristics**




Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current







Figure 5: Gate Charge Characteristics



**Figure 2: Typical Transfer Characteristics** 



**Figure 4: Body Diode Characteristics** 




**Figure 6: Capacitance Characteristics** 












Figure 7: Normalized Breakdown Voltage vs.  $I_{D(A)}$  Junction Temperature




Figure 8: Normalized on Resistance vs.




Figure 9: Maximum Safe Operating Area

Figure 10: Maximum Continuous Drain Current vs. Case Temperature




Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case





# **P-Typical Characteristics**




Figure1: Output Characteristics







Figure 3:On-resistance vs. Drain Current




**Figure 5: Gate Charge Characteristics** 



**Figure 2: Typical Transfer Characteristics** 




**Figure 4: Body Diode Characteristics** 



**Figure 6: Capacitance Characteristics** 








2.5 2.0 1.5 1.0 0.5 -100 -50 0 50 100 150 200

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature

Figure 8: Normalized on Resistance vs. Junction Temperature






Figure 9: Maximum Safe Operating Area

Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case



# Package Mechanical Data-PDFN5\*6-8L-XZT Double (New)




	Common mm				
Symbol					
	Mim	Тур	Max		
A	0.900	1.000	1.100		
A1		0.254			
A2		0-0.05			
D	4.824	4.900	4.976		
D1	1.605	1.05	1.805		
D2	0.500	0.600	0.700		
D3	4.924	5.000	5.076		
E	5.924	6.000	6.076		
E1	3.375	3.475	3.575		
E2	5.674	5.750	5.826		
b	0.350	0.400	0.450		
е		1.270			
L	0.534	0.610	0.686		
L1	0.424	0.500	0.576		
L2	1.800 REF				
K	1.190	1.29	1.390		
Н	0.549	0.625	0.701		
θ	8°	10°	12°		
d			0.100		





# Package Mechanical Data-PDFN5\*6-8L-XZT Double (Old)



	Common mm		
Symbol			
	Mim	Max	
А	0.900	1.100	
A1	0.254		
A2	0-0	0.05	
D	4.824	4.976	
D1	1.605	1.805	
D2	0.500	0.700	
D3	4.924	5.076	
E	5.924	6.076	
E1	3.375	3.575	
E2	5.674	5.826	
b	0.350	0.450	
е	1.:	270	
L	0.534	0.686	
L1	0.424	0.576	
К	1.190	1.390	
Н	0.549	0.701	
θ	8°	12°	



#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





# AP25G02NF

# 20V N+P-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2020/2/30	Initial release
Rve1.1	2022/2/30	Modified pack format

Copyright Attribution"APM-Microelectronice"