

## N-Channel 75-V (D-S) MOSFET

### GENERAL DESCRIPTION

The ME55N06A is the N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.



### FEATURES

- $R_{DS(ON)} \leq 9.5\text{m}\Omega @ V_{GS}=10\text{V}$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

### APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

### PIN CONFIGURATION



N-Channel MOSFET

**Ordering Information:** ME55N06A (Pb-free)

ME55N06A-G (Green product-Halogen free)

### Absolute Maximum Ratings ( $T_c=25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DS}$	75	V
Gate-Source Voltage	$V_{GS}$	$\pm 25$	V
Continuous Drain Current	$I_D$	64	A
		51	
Pulsed Drain Current	$I_{DM}$	256	A
Maximum Power Dissipation	$P_D$	63	W
		40	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	2	°C/W

\*The device mounted on 1in<sup>2</sup> FR4 board with 2 oz copper

**N-Channel 75-V (D-S) MOSFET**
**Electrical Characteristics (T<sub>J</sub>=25°C Unless Otherwise Specified)**







Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC</b>						
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	75			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	2		4	V
I <sub>GSS</sub>	Gate-Body Leakage	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =75V, V <sub>GS</sub> =0V			1	μA
R <sub>Ds(ON)</sub>	Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =25A		7.5	9.5	mΩ
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =25A, V <sub>GS</sub> =0V		0.85	1.2	V
<b>DYNAMIC</b>						
Q <sub>G</sub>	Total Gate Charge	V <sub>DS</sub> =44V, V <sub>GS</sub> =10V, I <sub>D</sub> =25A		114		nC
Q <sub>G</sub>	Total Gate Charge	V <sub>DS</sub> =44V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =25A		26		
Q <sub>GS</sub>	Gate-Source Charge			34		
Q <sub>GD</sub>	Gate-Drain Charge			33		
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		1563		pF
C <sub>oss</sub>	Output Capacitance			363		
C <sub>rss</sub>	Reverse Transfer Capacitance			194		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> =28V, R <sub>L</sub> =28Ω, V <sub>GS</sub> =10V, R <sub>G</sub> =4.5Ω		51.4		ns
t <sub>r</sub>	Turn-On Rise Time			19.3		
t <sub>d(off)</sub>	Turn-Off Delay Time			104		
t <sub>f</sub>	Turn-Off Fall Time			19.9		

Note: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.





b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



**N-Channel 75-V (D-S) MOSFET**  
Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)




**N-Channel 75-V (D-S) MOSFET**  
Typical Characteristics ( $T_J = 25^\circ\text{C}$  Noted)



N-Channel 75-V (D-S) MOSFET

**TO252-3L Package Outline**



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

