


**Dual N-Channel 30V(D-S) MOSFET**

**GENERAL DESCRIPTION**

The ME3920-G is the Dual N-Channel logic enhancement mode power field effect transistors, using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone, notebook computer power management and other battery powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

**PIN CONFIGURATION**




**FEATURES FEATURES**

- $R_{DS(ON)} \leq 24m\Omega @ V_{GS} = 10V$
- $R_{DS(ON)} \leq 46m\Omega @ V_{GS} = 4.5V$
- Super high density cell design for extremely low  $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

**APPLICATIONS**

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter



Ordering Information: ME3920-G (Green product-Halogen free)

**Absolute Maximum Ratings** ( $T_A=25^\circ C$  Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	$V_{DSS}$	30	V
Gate-Source Voltage	$V_{GSS}$	$\pm 20$	V
Continuous Drain Current ( $T_j=150^\circ C$ )	$I_D$	$T_A=25^\circ C$	A
		$T_A=70^\circ C$	
Pulsed Drain Current	$I_{DM}$	27	
Maximum Power Dissipation	$P_D$	$T_A=25^\circ C$	W
		$T_A=70^\circ C$	
Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	74	$^\circ C/W$

\*The device mounted on 1in2 FR4 board with 2 oz copper



**Dual N-Channel 30V(D-S) MOSFET**
**Electrical Characteristics (T<sub>J</sub> = 25°C Unless Otherwise Specified)**

Symbol	Parameter	Limit	Min	Typ	Max	Unit
<b>STATIC PARAMETERS</b>						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250 μA	30			V
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250 μA	1		3	V
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
R <sub>DS(ON)</sub>	Drain-Source On-Resistance <sup>a</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =6.9A		20	24	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =5.8A		35	46	
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1.7A, V <sub>GS</sub> =0V		0.8	1.2	V
<b>DYNAMIC PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =10V, I <sub>D</sub> =4A		10.9		nC
Q <sub>g</sub>	Total Gate Charge			5.3		
Q <sub>gs</sub>	Gate-Source Charge	V <sub>DS</sub> =15V, V <sub>GS</sub> =4.5V, I <sub>D</sub> =4A		3.4		
Q <sub>gd</sub>	Gate-Drain Charge			2.4		
C <sub>iss</sub>	Input Capacitance			375		pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V, f=1MHz		54		
C <sub>rss</sub>	Reverse Transfer Capacitance			37		
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DS</sub> =15V, R <sub>L</sub> = 3.75Ω V <sub>GS</sub> =10V, R <sub>G</sub> =6Ω I <sub>D</sub> =4A		8.1		ns
t <sub>r</sub>	Rise Time			30.8		
t <sub>d(off)</sub>	Turn-Off Delay Time			18.1		
t <sub>f</sub>	Fall Time			11		







Notes: a. Pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







Dual N-Channel 30V(D-S) MOSFET

Typical Characteristics (T<sub>J</sub> =25°C Noted)




Dual N-Channel 30V(D-S) MOSFET

Typical Characteristics (T<sub>J</sub> =25°C Noted)



**TSOP-6 Package Outline**



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	0.90	1.20
A1	0.01	0.10
A2	0.90	1.15
b	0.25	0.50
C	0.10	0.20
D	2.80	3.10
E	2.60	3.00
E1	1.50	1.70
e	0.95 BSC	
e1	1.90 BSC	
L	0.30	0.60

