



30V N-Channel Enhancement Mode MOSFET

GENERAL DESCRIPTION

The ME75N03 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

PIN CONFIGURATION



FEATURES

- $R_{DS(ON)} \leq 5.2m\Omega @ V_{GS}=10V$
- $R_{DS(ON)} \leq 8m\Omega @ V_{GS}=4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management in Note book
- DC/DC Converter
- Load Switch
- LCD Display inverter

Ordering Information: ME75N03(Pb-free)

ME75N03-G (Green product-Halogen free)

Absolute Maximum Ratings (Tc=25°C Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current	I_D	Tc=25°C	71
		Tc=70°C	57
Pulsed Drain Current	I_{DM}	284	A
Maximum Power Dissipation	P_D	Tc=25°C	42
		Tc=70°C	27
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Case *	$R_{\theta JC}$	3	°C/W

* The device mounted on 1in² FR4 board with 2 oz copper



30V N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_c =25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250 μA	30			V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250 μA	1		3	V
I _{GSS}	Gate-Body Leakage	V _{GS} =±20V			±100	nA
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V			1	μA
R _{DS(ON)}	Drain-Source On-Resistance*	V _{GS} =10V, I _D =20A		4.3	5.2	mΩ
		V _{GS} =4.5V, I _D =20A		6	8	
V _{SD}	Diode Forward Voltage *	I _{SD} =25A, V _{GS} =0V		0.8	1.2	V
DYNAMIC						
Q _g	Total Gate Charge	V _{DD} =15V, V _{GS} =10V, I _D =20A		56		nC
Q _g	Total Gate Charge	V _{DD} =15V, V _{GS} =4.5V, I _D =20A		28		
Q _{gs}	Gate-Source Charge			9		
Q _{gd}	Gate-Drain Charge			13		
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		1.7		Ω
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz		2580		pF
C _{oss}	Output Capacitance			393		
C _{rss}	Reverse Transfer Capacitance			128		
t _{d(on)}	Turn-On Delay Time	V _{DD} =15V, R _L =15Ω I _D =1A, V _{GEN} =10V R _G =3Ω		23		ns
t _r	Turn-On Rise Time			17		
t _{d(off)}	Turn-Off Delay Time			76		
t _f	Turn-Off Fall Time			12		







Notes: a, pulse test: pulse width ≤ 300us, duty cycle ≤ 2%, Guaranteed by design, not subject to production testing.

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.



30V N-Channel Enhancement Mode MOSFET


Typical Characteristics (T_J = 25°C Noted)




30V N-Channel Enhancement Mode MOSFET

Typical Characteristics (T_J = 25°C Noted)


Gate Charge




Body-diode characteristics




Maximum Forward Biased Safe Operating Area



Single Pulse Maximum Power Dissipation




Normalized Thermal Transient Impedance, Junction-to-Ambient



DCC
 正式發行

TO-252-3L Package Outline



SYMBOL	MIN	MAX
A	2.10	2.50
B	0.40	0.90
C	0.40	0.90
D	5.30	6.30
D1	2.20	2.90
E	6.30	6.75
E1	4.80	5.50
L1	0.90	1.80
L2	0.50	1.10
L3	0.00	0.20
H	8.90	10.40
P	2.30 BSC	

