

P-Channel 30-V (D-S) MOSFET
GENERAL DESCRIPTION



The ME4425 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

FEATURES

- $R_{DS(ON)} \leq 14m\Omega @ V_{GS} = -10V$
- $R_{DS(ON)} \leq 19m\Omega @ V_{GS} = -4.5V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS


- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION

P-Channel MOSFET
Ordering Information: ME4425 (Pb-free)

ME4425-G (Green product-Halogen free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	-30	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current	I_D	-10.6	A
		-8.5	
Pulsed Drain Current	I_{DM}	-42	A
Avalanche Current	I_{AR}	-44	A
Avalanche Energy with Single Pulse($L=0.1mH$)	E_{AS}	96.8	mJ
Maximum Power Dissipation	P_D	2.5	W
		1.6	
Operating Junction Temperature	T_J	-55 to 150	°C
Thermal Resistance-Junction to Ambient*	$R_{\theta JA}$	50	°C/W

*The device mounted on 1in² FR4 board with 2 oz copper


P-Channel 30-V (D-S) MOSFET
Electrical Characteristics (TA = 25°C Unless Otherwise Specified)

Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
VGS(th)	Gate Threshold Voltage	VDS=VGS, ID=-250 μA	-1		-3	V
IGSS	Gate Leakage Current	VDS=0V, VGS=±20V			±100	nA
IDSS	Zero Gate Voltage Drain Current	VDS=-30V, VGS=0V			-1	μA
RDS(ON)	Drain-Source On-State Resistance	VGS=-10V, ID= -9.1A		10	14	mΩ
		VGS=-4.5V, ID= -6.9A		15	19	
VSD	Diode Forward Voltage	IS=-2.1A, VGS=0V		-0.8	-1.2	V
DYNAMIC						
Qg	Total Gate Charge	VDS=-15V, VGS=-10V, ID=-9.1A		67		nC
Qgs	Gate-Source Charge			11		
Qgd	Gate-Drain Charge			17		
Ciss	Input capacitance	VDS=-15V, VGS=0V, f=1MHz		3100		pF
Coss	Output Capacitance			383		
Crss	Reverse Transfer Capacitance			312		
td(on)	Turn-On Delay Time	VDD=-15V, RL=15Ω ID=-1A, VGEN=-10V RG=6Ω		43.9		ns
tr	Turn-On Rise Time			18.3		
td(off)	Turn-Off Delay Time			209		
tf	Turn-Off Fall Time			56		







Notes: a. Pulse test; pulse width ≤ 300us, duty cycle≤ 2%

b. Matsuki Electric/ Force mos reserves the right to improve product design, functions and reliability without notice.







P-Channel 30-V (D-S) MOSFET

Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)






P-Channel 30-V (D-S) MOSFET

Typical Characteristics (T_J = 25°C Noted)



SOP-8 Package Outline



DIM	MILLIMETERS (mm)	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.25
B	0.35	0.49
C	0.18	0.25
D	4.80	5.00
E	3.80	4.00
e	1.27 BSC	
H	5.80	6.20
L	0.40	1.25
θ	0°	7°

Note: 1. Refer to JEDEC MS-012AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs . Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

