Power MOSFET

1 Amp, 20 Volts, P-Channel TSOP-6

Features

- Ultra Low R_{DS(on)}
- Higher Efficiency Extending Battery Life
- Miniature TSOP-6 Surface Mount Package
- NV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

• Power Management in Portable and Battery-Powered Products, i.e.: Cellular and Cordless Telephones, and PCMCIA Cards

MAXIMUM RATINGS (T_{.J} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
nating	Syllibol	value	Olik
Drain-to-Source Voltage	V_{DSS}	-20	V
Gate-to-Source Voltage - Continuous	V _{GS}	±8.0	V
Thermal Resistance Junction-to-Ambient (Note 1) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	244 0.5 -1.65 -10	°C/W W A A
Thermal Resistance Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	128 1.0 -2.35 -14	°C/W W A A
Thermal Resistance Junction-to-Ambient (Note 3) Total Power Dissipation @ T _A = 25°C Drain Current - Continuous @ T _A = 25°C - Pulsed Drain Current (T _p < 10 µS)	R _{θJA} P _d I _D	62.5 2.0 -3.3 -20	°C/W W A A
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C
Maximum Lead Temperature for Soldering Purposes for 10 Seconds	T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Minimum FR-4 or G-10 PCB, operating to steady state.
- Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), operating to steady state.
- 3. Mounted onto a 2" square FR-4 board (1 in sq, 2 oz. Cu. 0.06" thick single sided), t < 5.0 seconds.




ON Semiconductor®

http://onsemi.com

1 AMPERE 20 VOLTS

 $R_{DS(on)} = 90 \text{ m}\Omega$


P-Channel



MARKING DIAGRAM & PIN ASSIGNMENT



TSOP-6 CASE 318G STYLE 1



PT = Specific Device Code

M = Date Code* ■ Pb-Free Package

(Note: Microdot may be in either location)

*Date Code orientation may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]
NTGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape & Reel
NVGS3441T1G	TSOP-6 (Pb-Free)	3000 / Tape& Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise noted) (Notes 4 & 5)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS		-	-	-	-	ā.
Drain-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = -10 μA)			-20	_	_	Vdc
Zero Gate Voltage Drain Current			- -	- -	-1.0 -5.0	μAdc
Gate-Body Leakage Current (V _{GS} = -8.0 Vdc, V _{DS} = 0 Vdc)			-	-	-100	nAdc
Gate-Body Leakage Current (V _{GS} = +8.0 Vdc, V _{DS} = 0 Vdc)			-	-	100	nAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = -250 \ \mu Adc)$		V _{GS(th)}	-0.45	-1.05	-1.50	Vdc
Static Drain-Source On-State Resistance (V _{GS} = -4.5 Vdc, I _D = -3.3 Adc) (V _{GS} = -2.5 Vdc, I _D = -2.9 Adc)		R _{DS(on)}	- -	0.069 0.117	0.090 0.135	Ω
Forward Transconductance (V _{DS} = -10 Vdc, I _D = -3.3 Adc)			-	6.8	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	480	-	pF
Output Capacitance	$(V_{DS} = -5.0 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	265	-	pF
Reverse Transfer Capacitance	,	C _{rss}	-	100	-	pF
SWITCHING CHARACTERISTICS						
Turn-On Delay Time		t _{d(on)}	ı	13	25	ns
Rise Time	$(V_{DD} = -20 \text{ Vdc}, I_D = -1.6 \text{ Adc},$	t _r	ı	23.5	45	ns
Turn-Off Delay Time	$V_{GS} = -4.5 \text{ Vdc}, R_g = 6.0 \Omega$	t _{d(off)}	-	27	50	ns
Fall Time		t _f	-	24	45	ns
Total Gate Charge		Q _{tot}	ı	6.2	14	nC
Gate-Source Charge	$(V_{DS} = -10 \text{ Vdc}, V_{GS} = -4.5 \text{ Vdc}, I_{D} = -3.3 \text{ Adc})$	Q_{gs}	ı	1.3	-	nC
Gate-Drain Charge	-	Q_{gd}	_	2.5	-	nC
BODY-DRAIN DIODE RATINGS						
Diode Forward On-Voltage	$(I_S = -1.6 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	_	-0.88	-1.2	Vdc
Diode Forward On-Voltage	$(I_S = -3.3 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V _{SD}	-	-0.98	-	Vdc
Reverse Recovery Time	$(I_S = -1.6 \text{ Adc}, dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _{rr}	-	30	60	ns

Indicates Pulse Test: P.W. = 300 μsec max, Duty Cycle = 2%.
 Handling precautions to protect against electrostatic discharge are mandatory.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL ELECTRICAL CHARACTERISTICS




-V_{GS,} GATE-TO-SOURCE VOLTAGE 6 QT (STJOV) **←** Q_{gs} <u>→</u> Q_{gd} $V_{DD} = -20 \text{ V}$ $I_D = -3.3 \text{ A}$ 2 $T_J = 25^{\circ}C$ 0 0 2 4 6 8 Q_g, TOTAL GATE CHARGE (nC)

VOLTAGE (VOLTS)

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 7. Capacitance Variation






Figure 9. Gate Threshold Voltage Variation with Temperature

Figure 10. Diode Forward Voltage vs. Current

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 11. Single Pulse Power




Figure 12. Normalized Thermal Transient Impedance, Junction-to-Ambient



Δ1

STYLE 13: PIN 1. GATE 1

2. SOURCE 2

3. GATE 2

4. DRAIN 2

5. SOURCE 1

DRAIN 1

TSOP-6 CASE 318G-02 **ISSUE V**

12

C SEATING PLANE

DATE 12 JUN 2012

STYLE 6: PIN 1. COLLECTOR 2. COLLECTOR

3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR

2. GROUND 3. I/O 4. I/O 5. VCC 6. I/O

STYLE 12:



- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.
 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM
- MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS D
- AND E1 ARE DETERMINED AT DATUM H.
 PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.


	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.01	0.06	0.10	
b	0.25	0.38	0.50	
С	0.10	0.18	0.26	
D	2.90	3.00	3.10	
E	2.50	2.75	3.00	
E1	1.30	1.50	1.70	
е	0.85	0.95	1.05	
Ĺ	0.20	0.40	0.60	
L2	0.25 BSC			
М	Uo.		100	


STYLE 5: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1

STYLE 11:

BASE 1 6. COLLECTOR 2

PIN 1. SOURCE 1






DETAIL Z

Н

STYLE 1: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SOURCE 5. DRAIN 6. DRAIN	STYLE 2: PIN 1. EMITTER 2 2. BASE 1 3. COLLECTOR 1 4. EMITTER 1 5. BASE 2 6. COLLECTOR 2	STYLE 3: PIN 1. ENABLE 2. N/C 3. R BOOST 4. VZ 5. V in 6. V out	STYLE 4: PIN 1. N/C 2. V in 3. NOT USED 4. GROUND 5. ENABLE 6. LOAD
STYLE 7: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. N/C 5. COLLECTOR 6. EMITTER	STYLE 8: PIN 1. Vbus 2. D(in) 3. D(in)+ 4. D(out)+ 5. D(out) 6. GND	STYLE 9: PIN 1. LOW VOLTAGE GATE 2. DRAIN 3. SOURCE 4. DRAIN 5. DRAIN 6. HIGH VOLTAGE GATE	STYLE 10: PIN 1. D(OUT)+ 2. GND 3. D(OUT)- 4. D(IN)- 5. VBUS 6. D(IN)+

. D(in)	2. DRAIN	2. GND	2. DRAIN 2
. D(in)+	SOURCE	D(OUT)-	3. DRAIN 2
. D(oút)+	4. DRAIN	4. D(IN)-	4. SOURCE 2
. D(out)	5. DRAIN	5. VBUS	5. GATE 1
. GND ´	HIGH VOLTAGE G	GATE 6. D(IN)+	DRAIN 1/GATE 2
14:	STYLE 15:	STYLE 16:	STYLE 17:
. ANODE	PIN 1. ANODE	PIN 1. ANODE/CATHODE	PIN 1. EMITTER
. SOURCE	2. SOURCE	2. BASE	2. BASE
. GATE	3. GATE	EMITTER	ANODE/CATHODE
. CATHODE/DRAIN	4. DRAIN	4. COLLECTOR	4. ANODE
. CATHODE/DRAIN	5. N/C	5. ANODE	CATHODE
. CATHODE/DRAIN	CATHODE	CATHODE	COLLECTOR

GENERIC MARKING DIAGRAM*



STYLE 14: PIN 1. ANODE

5.

3 GATE

RECOMMENDED

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.





XXX = Specific Device Code

Α =Assembly Location Υ = Year

W = Work Week = Pb-Free Package XXX = Specific Device Code M = Date Code

= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present.

DOCUMENT NUMBER:	98ASB14888C	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSOP-6		PAGE 1 OF 1	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer pu

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative