

# 18V Low Current Consumption 300mA CMOS Voltage Regulator

## **LR6302 Series**

#### ■ INTRODUCTION

The LR6302 series are a group of positive voltage regulators manufactured by CMOS technologies with low power consumption and low dropout voltage, which provide large output currents even when the difference of the input-output voltage is small. The LR6302 series can deliver 300mA output current and allow an input voltage as high as 18V. The series are very suitable for the battery-powered equipments, such as RF applications and other systems requiring a quiet voltage source.


#### **■** APPLICATIONS

- Cordless Phones
- Radio control systems
- Laptop, Palmtops and PDAs
- Single-lens reflex DSC
- PC peripherals with memory

#### ■ FEATURES

- Low Quiescent Current: 2µA
- Operating Voltage Range: 2.5V∼18V
- Output Current: 300mA
- Low Dropout Voltage: 160mV@100mA(V<sub>OUT</sub>=3.3V)
- Output Voltage: 1.2~ 5.0V
- High Accuracy: ±2%/±1% (Typ.)
- High Power Supply Rejection Ratio: 65dB@1kHz
- Low Output Noise:
   27xV<sub>OUT</sub> µV<sub>RMS</sub> (10Hz~100kHz)
- Excellent Line and Load Transient Response
- Built-in Current Limiter, Short-Circuit Protection
- Over-Temperature Protection
   For LR6302A and LR6302B only
- Wireless Communication Equipments
- Portable Audio Video Equipments
- Car Navigation Systems
- LAN Cards
- Ultra Low Power Microcontroller

#### **■** BLOCK DIAGRAM



#### ORDER INFORMATION


LR630212345


DESIGNATOR	SYMBOL	DESCRIPTION
	Α	Without EN
1	В	With Shutdown Function
	D	Without OTP
2	Intogor	Output Voltage
	Integer	e.g.1.8V=2:1, 3:8
	M/ MC/ MY	Package:SOT-23-3
00	M/MF/MR	Package:SOT-23-5
3(4)	P/PT/PL	Package:SOT-89-3
	F	Package: DFN1x1-4
(5)	-	2% Accuracy
	1	1% Accuracy


Ver 1.9



## **■ PIN CONFIGURATION**









LR6302A/LR6302D

	PIN NUMBER				₹	DIN	
SOT-23-3			SOT-89-3			PIN	FUNCTION
М	МС	MY	Р	PT	PL	NAME	
1	3	3	1	2	2	$V_{SS}$	Ground
2	2	1	3	1	3	V <sub>OUT</sub>	Output
3	1	2	2	3	1	$V_{IN}$	Power input

## SOT-23-5

PIN NU	JMBER	PIN NAME	FUNCTION
MF	MR	PIN NAIVIE	FUNCTION
1	2	V <sub>IN</sub>	Power Input
2	1	V <sub>SS</sub>	Ground
3/4	4/5	NC	No Connection
5	3	V <sub>OUT</sub>	Output

## LR6302B SOT-23-5

PIN NUMBER	SYMBOL	FUNCTION
M	STWIDOL	FONCTION
1	V <sub>IN</sub>	Power Input Pin
2	V <sub>SS</sub>	Ground
3	CE	Chip Enable Pin
4	NC	No Connection
5	V <sub>OUT</sub>	Output Pin

## **DFN1×1-4**

PIN NUMBER	CVMDOL	FUNCTION	
F	SYMBOL	FUNCTION	
1	V <sub>OUT</sub>	Output Pin	
2	V <sub>SS</sub>	Ground	
3	CE	Chip Enable Pin	
4	V <sub>IN</sub>	Power Input Pin	

Ver 1.9 2/16



## ■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

#### (Unless otherwise specified, T<sub>A</sub>=25°C)

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage <sup>(2)</sup>		$V_{IN}$	-0.3~24	V
Output Voltage <sup>(2)</sup>		V <sub>OUT</sub>	-0.3~10	V
CE Pin Voltage		V <sub>CE</sub>	-0.3~24	V
Output Current		I <sub>оит</sub>	600	mA
	SOT-23		0.3	W
Power Dissipation SOT-89		$P_{D}$	0.5	W
Operating Junction Temperature Range <sup>(3)</sup>		T <sub>j</sub>	-40~125	°C
Storage Temperature		T <sub>stg</sub>	-40~125	°C
Lead Temperature(Soldering, 10 sec)		T <sub>solder</sub>	260	°C
ESD rating <sup>(4)</sup>		Human Body Model -(HBM)	2000	V
ESD failing.		Machine Model- (MM)	250	V

- (1) Stresses beyond those listed under *absolute maximum ratings may* cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
- (2) All voltages are with respect to network ground terminal.
- (3) The LR6302A includes over temperature protection that is intended to protect the device during momentary overload. Junction temperature will exceed 125°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
- (4) ESD testing is performed according to the respective AEC-Q100 standard. The human body model is a 100 pF capacitor discharged through a  $1.5 k\Omega$  resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin.

#### ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN.	NOM.	MAX.	UNITS
Supply voltage at V <sub>IN</sub>	2.5		18	V
Operating junction temperature range, T <sub>j</sub>	-40		125	°C
Operating free air temperature range, T <sub>A</sub>	-40		85	°C

Ver 1.9 3/16



## **■ ELECTRICAL CHARACTERISTICS**

LR6302 Series  $(V_{IN}=V_{OUT}+1V,\ C_{IN}=C_{OUT}=1\mu F,\ T_A=25\,^{\circ}C, unless\ otherwise\ specified)$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN.	TYP. <sup>(5)</sup>	MAX.	UNITS
Input Voltage	V <sub>IN</sub>			2.5	_	18	V
Output Voltage Range	$V_{OUT}$			1.2	_	5	V
DC Output Accuracy		I <sub>out</sub> =	1 m A	-2	_	2	%
DC Output Accuracy		IOUT-	IIIIA	-1	_	1	%
Dropout Voltage	$V_{dif}^{(6)}$	I <sub>OUT</sub> =100mA	,V <sub>OUT</sub> =3.3V		160	_	mV
Supply Current	I <sub>SS</sub>	I <sub>OUT</sub> =	=0A	_	2	5	μA
Line Regulation	$\Delta V_{ m OUT}$	I <sub>OUT</sub> =	10mA		0.01	0.3	%/V
Line Regulation	$V_{OUT} \times \Delta V_{IN}$	V <sub>OUT</sub> +1V	≤V <sub>IN</sub> ≤18V		0.01	0.5	70/ V
Load Regulation	$\Delta V_{OUT}$	V <sub>IN</sub> = V <sub>O</sub>	<sub>UT</sub> +1V,		10		mV
Load Negalation	<u>A</u> v 001	1mA≤I <sub>OUT</sub>	-≤100mA		10		IIIV
Temperature	$\Delta V_{ m OUT}$	I <sub>OUT</sub> =1			50		ppm
Coefficient	$V_{OUT} \times \Delta T_A$	-40°C <t<sub>A&lt;125°C</t<sub>			30		рріп
Output Current Limit	rent Limit $I_{LIM}$ $V_{OUT} = 0.5 \times V_{OUT(Normal}$		$V_{OUT(Normal)}$ ,	350	500	_	mA
	·LIIVI	V <sub>IN</sub> = 5V					110
Short Current	I <sub>SHORT</sub>	V <sub>OUT</sub>		_	25	_	mA
	PSRR		100Hz		80		
Power Supply		I <sub>OUT</sub> =50mA	1kHz	_	65	_	dB
Rejection Ratio	TORK	10kHz 100kHz	10kHz	_	50	_	
			_	45	_		
Output Noise Voltage	$V_{ON}$	BW=10Hz	to 100kHz	_	27 x V <sub>OUT</sub>	_	$\mu V_{RMS}$
Thermal Shutdown Temperature	T <sub>SD</sub>			_	150	_	°C
Thermal Shutdown Hysteresis	ΔT <sub>SD</sub>			_	20	_	°C
Standby Current	I <sub>STBY</sub>	CE = V <sub>SS</sub>				0.2	μA
CE "High" Voltage	V <sub>CE</sub> "H"			1.5		$V_{IN}$	V
CE "Low" Voltage	V <sub>CE</sub> "L"					0.3	V
C <sub>OUT</sub> Auto-Discharge Resistance	R <sub>DISCHRG</sub>	$V_{IN}$ =5V, $V_{OUT}$ =3.0V, $V_{CE}$ = $V_{SS}$			150		Ω


<sup>(5)</sup> Typical numbers are at 25°C and represent the most likely norm.

Ver 1.9 4/16

<sup>(6)</sup>  $V_{dif}$ : The Difference Of Output Voltage And Input Voltage When Input Voltage Is Decreased Gradually Till Output Voltage Equals To 98% Of  $V_{OUT}$  (E).



#### **■ TYPICAL APPLICATION CIRCUIT**



#### APPLICATION INFORMATION

#### **Selection of Input/ Output Capacitors**

In general, all the capacitors need to be low leakage. Any leakage the capacitors have will reduce efficiency, increase the guiescent current.

A recent trend in the design of portable devices has been to use ceramic capacitors to filter DC-DC converter inputs. Ceramic capacitors are often chosen because of their small size, low equivalent series resistance (ESR) and high RMS current capability. Also, recently, designers have been looking to ceramic capacitors due to shortages of tantalum capacitors.

Unfortunately, using ceramic capacitors for input filtering can cause problems. Applying a voltage step to a ceramic capacitor causes a large current surge that stores energy in the inductances of the power leads. A large voltage spike is created when the stored energy is transferred from these inductances into the ceramic capacitor. These voltage spikes can easily be twice the amplitude of the input voltage step. (See "Ceramic Input Capacitors Can Cause Overvoltage Transients"——Linear Technology application note 88, March 2001)


Many types of capacitors can be used for input bypassing, however, caution must be exercised when using multilayer ceramic capacitors (MLCC). Because of the self-resonant and high Q characteristics of some types of ceramic capacitors, high voltage transients can be generated under some start-up conditions, such as connecting the LDO input to a live power source. Adding a  $3\Omega$  resistor in series with an X5R ceramic capacitor will minimize start-up voltage transients.


The LDO also requires an output capacitor for loop stability. Connect a  $1\mu F$  tantalum capacitor from OUT to GND close to the pins. For improved transient response, this output capacitor may be ceramic.


Ver 1.9 5/16





#### **■ TYPICAL PERFORMANCE CHARACTERISTICS**
















## **Ground Pin Current vs. Load Current**




Ver 1.9 6/16




## **■ TYPICAL PERFORMANCE CHARACTERISTICS**






## **Ground Pin Current vs. Input Voltage**




## Ground Current vs. Temperature





Ver 1.9 7/16




## **■ TYPICAL PERFORMANCE CHARACTERISTICS(continued)**












Ver 1.9 8/16



- **PACKAGING INFORMATION**
- SOT-23-3 PACKAGE OUTLINE DIMENSIONS








DIM	MIN	NOR	MAX
Α	0.90	1.00	1.10
A1	0.01	0.06	0.10
b	0.30	0.40	0.50
С	0.10	0.17	0.20
D	2.80	2.90	3.00
E	1.50	1.60	1.70
е	1.80	1.90	2.00
L	0.20 0.40 0		0.60
L1	(	.60RE	F
HE	2.60	2.80	3.00
θ	0°	E E	10°
All Dimensions in mm			

#### **GENERAL NOTES**


- 1.Top package surface finish Ra0.4±0.2um
- 2.Bottom package surface finish Ra0.7±0.2um
- 3. Side package surface finish Ra0.4±0.2um





DIM	(mm)
X	0.80
Υ	0.90
Α	2.40
В	0.95
С	0.95



## • SOT-23-5 PACKAGE OUTLINE DIMENSIONS








DIM	MIN	NOR	MAX
A	0.90	1.00	1.10
A1	0.01	0.06	0.10
b	0.30	0.40	0.50
С	0.10	0.17	0.20
D	2.80	2.90	3.00
Е	1.50	1.60	1.70
е	0.85	0.95	1.05
e1	1.80	1.90	2.00
L	0.20	0.40	0.60
Ll	32	0. 60RE	F
HE	2.60	2.80	3.00
θ	0°		10°

## **GENERAL NOTES**


- 1.Top package surface finish Ra0.4±0.2um
- 2.Bottom package surface finish Ra0.7±0.2um
- 3.Side package surface finish Ra0.4±0.2um




DIM	(mm)
X	0.70
Y	0.90
A	2.40
В	0.95
C	0.95




## ● DFN1×1-4 PACKAGE OUTLINE DIMENSIONS






TOP VIEW

BOTTOM VIEW




DFN1010								
DIM	MIN	NOR	MAX					
A	0.34	0.37	0.40					
A1	0.01	0.02	0.05					
b	0.17	0.22	0.25					
L	0.20	0.25	0.30					
D	0.95	1.00	1.05					
E	0.95	1.00	1.05					
D2	0.43	0.48	0.53					
E2	0.43	0.48	0.53					
е		0.65						
A3	0. 127REF.							
K	0.15	-	-					
A11	All Dimensions in mm							




DF	N1010
DIM	(mm)
X2	0.52
Y2	0.52
L	0.39
Y	1.20
K	0.24
b	0.26
c	0.65
b1	0.11



## • SOT-89-3 PACKAGE OUTLINE DIMENSIONS




DIM	MIN	NOR	MAX		
Α	4.40	4.50	4.60		
В	1.40	1.60	1.80		
C	3.90	4.00	4.25		
D	2.30	2.50	2.60		
E	0.32	0.50	0.58		
F	0.90	1.00	1.20		
G		1.50 BSC			
L		3.00 BSC	ą.		
J	1.40	1.50	1.60		
K	0.34	0.40	0.50		
	All Dime	nsions in r	nm		



\$\$567689:\$7% 26/

; <2.=\$=Ä!Ä"#\$&>?Ä#\$)\*)-@\$\$ÄA<BOA&, D&E.''.,\$=Ä!Ä"#\$&>?Ä#\$)\*)-@\$8ÄAFCA-D&, G\$\)0#\$=Ä!Ä"#\$-&>\%#\$?\)-@\$8ÄABCA<D&, B\$Ā>.\&-).\*\$\\$5Ä\#\$E&>>\$@\(\\$\*.\\$\\###0\$A\\$A,, =\\\$\)0#<



DIM	(mm)				
X	0.80				
Υ	1.20				
X1	0.80				
Y1	2.20				
X2					
Y2	2.50				
С	1.50				
Y3	4.70				



## ■ ORDER INFORMATION APPENDIX

Device <sup>(7)</sup>	Package	Output Voltage <sup>(8)</sup>	Marking <sup>(9)(10)</sup>	Shipping
LR6302AxxM	SOT-23-3	1.2V~5.0V	3AX	3K/Reel
LR6302AxxMC	SOT-23-3	1.2V~5.0V	3CX	3K/Reel
LR6302AxxMY	SOT-23-3	1.2V~5.0V	3YX	3K/Reel
LR6302AxxMF	SOT-23-5	1.2V~5.0V	3FX	3K/Reel
LR6302AxxMR	SOT-23-5	1.2V~5.0V	3RX	3K/Reel
LR6302BxxM	SOT-23-5	1.2V~5.0V	3BX	3K/Reel
LR6302AxxP	SOT-89-3	1.2V~5.0V	3DX	1K/Reel
LR6302AxxPT	SOT-89-3	1.2V~5.0V	3TX	1K/Reel
LR6302AxxPL	SOT-89-3	1.2V~5.0V	3LX	1K/Reel
LR6302BxxF	DFN1X1-4	1.2V~5.0V	SX	10K/Reel

(7): "XX" represents output voltage, eg"18" express that the output voltage is 1.8V

(8) : Output voltage varies from 1.2V to 5.0V, 0.1V an interval

(9): "X": represents output voltage code, change as figure below


(10): There are additional marking, which relates to the date code, not list above for Package DFN1x1-4,one letter( month code), for SOT-23-3, SOT-23-5, SOT-89-3, two letters(Year and week)

Voltage	 1.0	1.2	1.5	1.8	2.5	2.7	2.8	3.0	3.3	3.6	4.0	4.2	5.0	
Symble	 D	E	F	G	Н	1	J	K	L	M	N	T	P	


Ver 1.9 13/16




## ■ TAPE AND REEL INFORMATION



#### PIN ORIENTATION



## **ROLLING ORIENTATION**



Ver 1.9 14/16





Device	Package	Reel Diameter	Reel width	P0 (mm)	P1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	W (mm)	PIN1
		(mm)	(mm)							
LR6302AxxM	SOT-23-3	178 <u>±</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.1±0.1	3.28±0.1	1.32±0.1	8.0±0.1	NA
LR6302AxxMC	SOT-23-3	178 <u>±</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.1±0.1	3.28±0.1	1.32±0.1	8.0±0.1	NA
LR6302AxxMY	SOT-23-3	178 <u>±</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.1±0.1	3.28±0.1	1.32±0.1	8.0±0.1	NA
LR6302AxxMF	SOT-23-5	178 <u>+</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.25±0.05	3.15±0.05	1.5±0.05	8.0±0.1	NA
LR6302AxxMR	SOT-23-5	178 <u>±</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.25±0.05	3.15±0.05	1.5±0.05	8.0±0.1	Q3
LR6302BxxM	SOT-23-5	178 <u>±</u> 1	9.6±1.2	4.00±0.1	4.00±0.1	3.25±0.05	3.15±0.05	1.5±0.05	8.0±0.1	Q3
LR6302AxxP	SOT-89-3	178 <u>+</u> 1	13. 0 <sup>+1</sup> <sub>-0.5</sub>	4.00±0.1	8.00±0.1	4.75±0.1	4.2±0.1	1.75±0.1	12. 0 <sup>+0. 3</sup> <sub>-0. 1</sub>	NA
LR6302AxxPT	SOT-89-3	178 <u>±</u> 1	13. 0 <sup>+1</sup> <sub>-0.5</sub>	4.00±0.1	8.00±0.1	4.75±0.1	4.2±0.1	1.75±0.1	12. 0 <sup>+0. 3</sup> <sub>-0. 1</sub>	NA
LR6302AxxPL	SOT-89-3	178 <u>+</u> 1	13. 0 <sup>+1</sup> <sub>-0.5</sub>	4.00±0.1	8.00±0.1	4.75±0.1	4.2±0.1	1.75±0.1	12. 0 <sup>+0. 3</sup> <sub>-0. 1</sub>	NA
LR6302BxxF	DFN1X1-4	178 <u>±</u> 1	9.6±1.2	4.00±0.1	2.00±0.05	1.16±0.05	1.16±0.05	0.5±0.05	8.0±0.1	Q3

Ver 1.9 15/16



#### **DISCLAIMER**

- Curve guarantee in the specification. The curve of test items with electric parameter is used as quality guarantee. The curve of test items without electric parameter is used as reference only.
- Before you use our Products for new Project, you are requested to carefully read this document and fully understand its contents. LRC shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of any LRC's Products against warning, caution or note contained in this document.
- All information contained in this document is current as of the issuing date and subject to change without any prior notice. Before purchasing or using LRC's Products, please confirm the latest information with a LRC sales representative.

Ver 1.9 16/16