

## N-channel Enhancement Mode Mosfet

CX4040

### DESCRIPTION


The CX4040 uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge. This device is suitable for use as a load switch or in PWM applications.

### GENERAL FEATURES

- $R_{DS(ON)} < 5.5m\Omega @ V_{GS}=10V$   
 $R_{DS(ON)} < 8m\Omega @ V_{GS}=4.5V$
- High Power and current handling capability
- Lead free product is acquired
- Surface Mount Package

### Application

- PWM applications
- Load switch
- Power management



### ■ Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-source Voltage	$V_{DS}$	40	V
Gate-source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current	$I_D$	$T_C=25^\circ C$	40
		$T_C=100^\circ C$	25
Pulsed Drain Current <sup>A</sup>	$I_{DM}$	160	A
Total Power Dissipation	$P_D$	$T_C=25^\circ C$	27.8
		$T_C=100^\circ C$	13
Single Pulse Avalanche Energy <sup>B</sup>	$E_{AS}$	42	mJ
Thermal Resistance Junction-to-Case <sup>C</sup>	$R_{\theta JC}$	3.75	$^\circ C/W$
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55~+150	$^\circ C$









### ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C unless otherwise noted)






Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> =250μA	40			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =32V, V <sub>GS</sub> =0V	T <sub>J</sub> =25°C		1	μA
			T <sub>J</sub> =55°C		5	
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> =12A		5.5	8	mΩ
		V <sub>GS</sub> = 4.5V, I <sub>D</sub> =10A		8	11	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =15A, V <sub>GS</sub> =0V		0.85	1.2	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				40	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	I <sub>SD</sub> =40A, dI <sub>SD</sub> /dt=100A/μs V <sub>DS</sub> =20V, V <sub>GS</sub> =0V, f=1MHZ		690		pF
Output Capacitance	C <sub>oss</sub>			193		
Reverse Transfer Capacitance	C <sub>rss</sub>			38		
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =32V, I <sub>D</sub> =40A		5.8		nC
Gate-Source Charge	Q <sub>gs</sub>			3		
Gate-Drain Charge	Q <sub>gd</sub>			1.2		
Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>SD</sub> =40A, dI <sub>SD</sub> /dt=100A/μs		15		ns
Reverse Recovery Time	t <sub>rr</sub>			9		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>DD</sub> =20V, I <sub>DS</sub> =40A, V <sub>GEN</sub> =10V, R <sub>G</sub> =4.7Ω		5		ns
Turn-on Rise Time	t <sub>r</sub>			24		
Turn-off Delay Time	t <sub>D(off)</sub>			35		
Turn-off fall Time	t <sub>f</sub>			12		

A. Pulse Test: Pulse Width ≤ 300μs, Duty cycle ≤ 2%.


B. T<sub>J</sub>=25°C, V<sub>DS</sub>=20V, V<sub>G</sub>=10V, L=0.5mH, R<sub>g</sub>=25 Ω

C. R<sub>θJA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>θJC</sub> is guaranteed by design, while R<sub>θJA</sub> is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.






### Avalanche Test Circuit and Waveforms






### Switching Time Test Circuit and Waveforms





### Package Information

#### ■ DFN3.3X3.3 Package information



A	B	C	C1
3.25±0.05	3.25±0.05	0.8±0.05	0.2±0.02
C2	D	E	F
0.05Max	1.9±0.1	2.35±0.15	0.45±0.05
G	H	e	
0.3±0.05	0.35±0.05	0.65±0.05	
单位: mm			