

Description

The APG40N10D uses advanced trench technology to provide excellent $R_{\text{DS(ON)}}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a

Battery protection or in other Switching application.

General Features

V_{DS} = 100V I_D =40A

 $R_{DS(ON)}$ < 25m Ω @ V_{GS} =10V


Application


Consumer electronic power supply

Motor control

Synchronous-rectification

Isolated DC







Package Marking and Ordering Information

- uonugo maning ana orao mg mormanon				
Product ID	Pack	Marking	Qty(PCS)	
APG40N10S	SOP-8	APG40N10S XXX YYYY	3000	

Absolute Maximum Ratings (T_C=25°Cunless otherwise noted)

Symbol	Parameter	Rating	Units	
VDS	Drain source voltage 100		٧	
VGS	Gate source voltage	±20	V	
ID	Continuous drain current¹¹, Tc=25 ℃	40	А	
ID, pulse	Pulsed drain current ²⁾ , Tc=25 ℃	120	А	
P _D	Power dissipation³), Tc=25 ℃	71	W	
EAS	Single pulsed avalanche energy ⁵⁾	57	mJ	
Tstg, Tj	Operation and storage temperature	-55 to 150	${\mathbb C}$	
RθJC	Thermal resistance, junction-case	1.76	°C/W	
RθJA	Thermal resistance, junction-ambient ⁴⁾	62	°C/W	

APG40N10S

100V N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_c=25°Cunless otherwise noted)


Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
BVDSS	Drain-source breakdown voltage	V _{GS} =0 V, I _D =250 μA	100	107		V
VGS(th)	Gate threshold voltage	V_{DS} = V_{GS} , I_D =250 μA	1.2	1.5	2.5	V
RDS(ON)	Drain-source on-state resistance	V _{GS} =10 V, I _D =10 A		19.0	25.0	mΩ
RDS(ON)	Drain-source on-state resistance	V_{GS} =4.5 V, I_{D} =7 A		24.4	30.0	mΩ
IGSS	Gate-source leakage current	V _{GS} =±20 V			±100	nA
IDSS	Drain-source leakage current	V _{DS} =100 V, V _{GS} =0 V			1	uA
Ciss	Input capacitance	V _{GS} =0 V, V _{DS} =50 V,		1003.9		pF
Coss	Output capacitance			185.4		pF
Crss	Reverse transfer capacitance	f=100 kHz		9.8		pF
td(on)	Turn-on delay time	V_{GS} =10 V, V_{DS} =50 V, R_{G} =10 Ω , I_{D} =5 A		16.6		ns
tr	Rise time			3.8		ns
td(off)	Turn-off delay time			75.5		ns
t _f	Fall time	ID-0A		46		ns
Qg	Total gate charge			16.2		nc
Q _{gs}	Gate-source charge	I _D =5 A,		2.8		nc
Qgd	Gate-drain charge	V _{DS} =50V, V _{GS} =10V		4.1		nc
Vplateau	Gate plateau voltage			3		V
ls	Diode forward current			30		Α
ISP	Pulsed source current	VGS <vth< td=""><td></td><td>90</td><td></td><td>Α</td></vth<>		90		Α
trr	Reverse recovery time		49			ns
Qrr	Reverse recovery charge	I _S =1A, di/dt=100 A/μs	61.8			nc
Irrm	Peak reverse recovery current		2.4			Α


Note:

- 1. Calculated continuous current based on maximum allowable junction temperature.
- 2. Repetitive rating; pulse width limited by max. junction temperature.
- $\ensuremath{\mathtt{3}}_{\times}$ Pd is based on max. junction temperature, using junction-case thermal resistance.
- 4. The value of $R_{\Theta ja}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_a =25 °C.
- 5 、 $V_{DD}{=}50$ V, $R_{G}{=}25~\Omega,$ L=0.3 mH, starting $T_{j}{=}25~^{\circ}C.$



Typical Characteristics








Figure 2, Typ. transfer characteristics




Figure 3, Typ. capacitances




Figure 4, Typ. gate charge





Figure 5, Drain-source breakdown voltage

Figure 6, Drain-source on-state resistance









Figure 7, Forward characteristic of body diode

Figure 8, Drain-source on-state resistance







Figure 9, Drain current


Figure 10, Safe operation area T_C=25 ℃





Figu11. Normalized Maximum Transient Thermal Impedance




Package Mechanical Data-SOP-8/ESOP-8







Cl I	Dimensions Ir	n Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
Α	1. 350	1. 750	0. 053	0.069
A1	0. 100	0. 250	0. 004	0. 010
A2	1. 350	1. 550	0. 053	0. 061
b	0. 330	0. 510	0. 013	0. 020
С	0. 170	0. 250	0.006	0. 010
D	4. 700	5. 100	0. 185	0. 200
E	3. 800	4. 000	0. 150	0. 157
E1	5. 800	6. 200	0. 228	0. 244
е	1. 270 (BSC)		0. 050 (BSC)	
L	0. 400	1. 270	0. 016	0.050
θ	0°	8°	0°	8°



Recommended Minimum Pads-



APG40N10S

100V N-Channel Enhancement Mode MOSFET

Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





APG40N10S

100V N-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2018/11/10	Initial release

Copyright Attribution"APM-Microelectronice"