

Description

The AP10N10S uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.

General Features

 $V_{DS} = 100V I_{D} = 12.3A$


 $R_{DS(ON)} < 110 \text{m}\Omega @ V_{GS} = 10 \text{V}$ (Type: 93m Ω)


Application

Automative lighting

Load switch

PSE





Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP10N10S	SOP-8L	AP10N10S XXX YYYY	3000

Absolute Maximum Ratings (TC=25 ℃ unless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	100	V
VGS	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Drain Current, V _{GS} @ 10V	12.3	А
I _D @T _C =100°C	Drain Current, V _{GS} @ 10V	6.5	Α
IDM	Pulsed Drain Current ¹	24	А
P _D @T _C =25°C	Total Power Dissipation	30	W
P _D @T _A =25°C	Total Power Dissipation ³	2.7	W
TSTG	Storage Temperature Range	-55 to 150	℃
TJ	Operating Junction Temperature Range	-55 to 150	°C
RθJA	Maximum Thermal Resistance, Junctionambient	85	°C/W
RθJC	Maximum Thermal Resistance, Junction-case 5.1		°C/W



Electrical Characteristics@Tj=25°C(unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Туре	Max.	Units
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	100	107	-	V
IDSS	Zero Gate Voltage Drain Current	V _{DS} =100V, V _{GS} =0V,	-	-	1.0	μA
IGSS	Gate to Body Leakage Current	V _{DS} =0V, V _{GS} =±20V	-	-	±100	nA
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.0	1.5	2.5	٧
DDC()	Static Drain-Source on-Resistance	V _{GS} =10V, I _D =5A	-	93	110	mΩ
RDS(on)		V _{GS} =4.5V, I _D =3A	-	100	140	mΩ
Ciss	Input Capacitance		-	645	-	рF
Coss	Output Capacitance	V _{DS} =25V, V _{GS} =0V, f=1.0MHz	-	38	-	pF
Crss	Reverse Transfer Capacitance	1-1.0WH12	-	33	-	pF
Qg	Total Gate Charge)/ 00)/ l 54	-	12	-	nC
Qgs	Gate-Source Charge	V _{DS} =30V, I _D =5A, V _{GS} =10V	-	2.2	-	nC
Qgd	Gate-Drain("Miller") Charge	VGS-10V	-	2.5	-	nC
td(on)	Turn-on Delay Time		-	7	-	ns
tr	Turn-on Rise Time	V_{DS} =30V, I_{D} =10A,	-	5	-	ns
td(off)	Turn-off Delay Time	R_G =1.8 Ω , V_{GS} =10 V	-	16	-	ns
t _f	Turn-off Fall Time		-	6	-	ns
IS	Maximum Continuous Drain to Source Diode Forward Current		-	-	10	Α
ISM	Maximum Pulsed Drain to Source Diode Forward Current		-	-	40	Α
VSD	Drain to Source Diode Forward Voltage	V _{GS} =0V, I _S =10A	-	-	1.2	V
trr	Body Diode Reverse Recovery Time	1 404 41/44 4004	-	21	-	ns
Qrr	Body Diode Reverse Recovery Charge	I _F =10A, dI/dt=100A/μs	-	21	-	nC

Note:

- 1. The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2 . The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%
- 3. The power dissipation is limited by 150°C junction temperature
- 4. The data is theoretically the same as I D and I DM, in real applications, should be limited by total power dissipation.



Typical Characteristics




Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics







Ros(on)

2.5

1.5


1.0

0.5

-100 -50 0 50 100 150 200

Figure 7: Normalized Breakdown Voltage vs. Junction Temperature

Figure 8: Normalized on Resistance vs. Junction Temperature






Figure 9: Maximum Safe Operating Area

Figure 10: Maximum Continuous Drain Current vs. Case Temperature







Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Package Mechanical Data-SOP-8







C I	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	1. 350	1. 750	0. 053	0.069	
A1	0. 100	0. 250	0. 004	0. 010	
A2	1. 350	1. 550	0. 053	0. 061	
b	0. 330	0. 510	0. 013	0. 020	
С	0. 170	0. 250	0. 006	0. 010	
D	4. 700	5. 100	0. 185	0. 200	
E	3. 800	4. 000	0. 150	0. 157	
E1	5. 800	6. 200	0. 228	0. 244	
е	1. 270	(BSC)	0.050	(BSC)	
L	0. 400	1. 270	0. 016	0.050	
θ	0°	8°	0°	8°	



Recommended Minimum Pads





100V N-Channel Enhancement Mode MOSFET Attention

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





AP10N10S

100V N-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2020/1/31	Initial release

Copyright Attribution"APM-Microelectronice"