MSKSEMI















ESD

TVS

TSS

MOV

GDT

PLED

Broduct data sheet










- 1 Source 2 Source 3 Source
 - Source 7 Drain Gate 8 Drain

6 Drain



Description

The AO4266-MS usesadvancedtrenchtechnologyand design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

• $V_{DS} = 60V, I_{D} = 10A$

$$\begin{split} R_{DS(ON)} < 13 m \Omega & @ V_{GS} = 10V \quad \text{(Typ:} 10 m \Omega\text{)} \\ R_{DS(ON)} < 15 m \Omega & @ V_{GS} = 4.5V \quad \text{(Typ:} 11.5 m \Omega\text{)} \end{split}$$

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses

Application

- Power switching application
- Load switch

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	60	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I _D	10	А
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	8.5	Α
Pulsed Drain Current	I _{DM}	30	Α
Maximum Power Dissipation	P _D	3	W
Operating Junction and Storage Temperature Range	T_{J},T_{STG}	-55 To 150	$^{\circ}$

Thermal Characteristic

ſ	Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ hetaJA}$	42	°C/W



semiconductor Con

Electrical Characteristics (TC=25℃unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•			•
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	60		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						•
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS},I_{D}=250\mu A$	0.9	1.3	1.8	V
Davis Course On Otata Basistana	Б	V _{GS} =10V, I _D =10A	-	10	13	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =5A	-	11.5	15	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =12A	40	-	-	S
Dynamic Characteristics (Note4)						•
Input Capacitance	C _{lss}		-	4100	-	PF
Output Capacitance	Coss	$V_{DS}=30V, V_{GS}=0V,$	-	298	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	229	-	PF
Switching Characteristics (Note 4)						•
Turn-on Delay Time	t _{d(on)}		-	8.5	-	nS
Turn-on Rise Time	t _r	V_{DD} =30V, R_L =1 Ω	-	7	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{GEN} =3 Ω	-	40	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Qg		-	93	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =30V,I _D =10A,	-	9.7	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	20	-	nC
Drain-Source Diode Characteristics	1					•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =10A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	10	А
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C, I_F = 10A$	-	32	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	45	-	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. The value of R_{0JA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any given application depends on the user's specific board design.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward









Figure 7 Capacitance vs Vds

Figure 9 Current De-rating







Figure 8 Safe Operation Area

Figure 10 Power De-rating





Square Wave Pluse Duration(sec)


Figure 11 Normalized Maximum Transient Thermal Impedance



PACKAGE MECHANICAL DATA








Symbol	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A	1.350	1.750	0.053	0.069	
A1	0.100	0. 250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
с	0.170	0. 250	0.007	0.010	
D	4.800	5.000	0. 189	0. 197	
e	1.270 (BSC)		0.050 (BSC)		
E	5.800	6. 200	0. 228	0. 244	
E1	3.800	4.000	0. 150	0. 157	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

Suggested Pad Layout



Note:

- 1.Controlling dimension:in millimeters.
 2.General tolerance:± 0.05mm.
 3.The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
AO4266-MS	SOP-8	3000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specificationsof any andall MSKSEMI Semiconductor products described orcontained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringementsof intellectual property rights or other rightsof third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.