

<u>AP8H06S</u>

60V N+N-Channel Enhancement Mode MOSFET

Description

The AP8H06S uses advanced trench technology

to provide excellent $R_{\text{DS}(\text{ON})},$ low gate charge and

operation with gate voltages as low as 4.5V. This

device is suitable for use as a

Battery protection or in other Switching application.

General Features

V_{DS} = 60V I_D =8A

 $R_{DS(ON)} < 32m\Omega @ V_{GS}=10V$

Application

Battery protection

Load switch


Uninterruptible power supply

Package Marking and Ordering Information

<u></u>	0		
Product ID	Pack	Marking	Qty(PCS)
AP8H06S	SOP-8	AP8H06S XXX YYYY	3000

Absolute Maximum Ratings (Tc=25°Cunless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	60	V
VGS	Gate-Source Voltage	±20	V
I _D @T _A =25℃	Continuous Drain Current, V _{GS} @ 10V ¹	8.2	A
I ⊳@T A =70 ℃	Continuous Drain Current, V _{GS} @ 10V ¹	5.8	A
IDM	Pulsed Drain Current ²	16.6	A
EAS	Single Pulse Avalanche Energy ³	28.5	mJ
IAS	Avalanche Current	22.6	A
P ∂@T a =25 ℃	Total Power Dissipation ⁴	1.5	W
TSTG	Storage Temperature Range -55 to 150		°C
TJ	Operating Junction Temperature Range -55 to 150		°C
R _θ JA	Thermal Resistance Junction-Ambient ¹	Thermal Resistance Junction-Ambient ¹ 85 °C	
R₀JC	Thermal Resistance Junction-Case ¹	36 °C/W	





<u>AP8H06S</u>

60V N+N-Channel Enhancement Mode MOSFET

Electrical Characteristics (T_J=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур.	Мах	Unit	
BVDSS	Drain-Source Breakdown Voltage	V_{GS} =0V , I _D =250uA	60	66		V	
$\triangle BVDSS/ \triangle TJ$	BV _{DSS} Temperature Coefficient	Reference to 25° C , I _D =1mA		0.063		V/℃	
RDS(ON)	Static Drain-Source On-Resistance ²	V _{GS} =10V , I _D =8A		23	32	mΩ	
		V _{GS} =4.5V , I _D =6A		28	38		
VGS(th)	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2	1.6	2.5	V	
$ riangle V_{GS(th)}$	V _{GS(th)} Temperature Coefficient			-5.24		mV/℃	
IDSS	Drain-Source Leakage Current	$V_{\text{DS}}\text{=}48V$, $V_{\text{GS}}\text{=}0V$, $T_{\text{J}}\text{=}25^\circ\!\mathbb{C}$			1	uA	
1000		$V_{\text{DS}}\text{=}48V$, $V_{\text{GS}}\text{=}0V$, $T_{\text{J}}\text{=}55^\circ\!\mathbb{C}$			5	uA	
IGSS	Gate-Source Leakage Current	V_{GS} =±20V , V_{DS} =0V			±100	nA	
gfs	Forward Transconductance	V _{DS} =5V , I _D =4A		21		S	
Rg	Gate Resistance	V _{DS} =0V , V _{GS} =0V , f=1MHz		3.2	6.4	Ω	
Qg	Total Gate Charge (4.5V)			12.6			
Qgs	Gate-Source Charge	V _{DS} =48V , V _{GS} =4.5V , I _D =4A		3.2		nC	
Qgd	Gate-Drain Charge			6.3			
Td(on)	Turn-On Delay Time			8			
Tr	Rise Time	V _{DD} =30V , V _{GS} =10V , R _G =3.3Ω,		14.2			
Td(off)	Turn-Off Delay Time	I _D =4A		24.4		ns	
T _f	Fall Time			4.6			
Ciss	Input Capacitance			1378			
Coss	Output Capacitance	V _{DS} =15V , V _{GS} =0V , f=1MHz		86		pF	
Crss	Reverse Transfer Capacitance			64			
IS	Continuous Source Current ^{1,5}				4.8	А	
ISM	Pulsed Source Current ^{2,5}	$V_G=V_D=0V$, Force Current			9.6	А	
VSD	Diode Forward Voltage ²	V _{GS} =0V , I _S =1A , T _J =25℃		0.746	1.2	V	

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.

2.The data tested by pulsed , pulse width \leq 300us , duty cycle \leq 2%

3. The EAS data shows Max. rating . The test condition is V_{DD} =25V, V_{GS} =10V, L=0.1mH, I_{AS}=22.6A

4.The power dissipation is limited by 150°C junction temperature

5.The data is theoretically the same as I_{D} and I_{DM} , in real applications , should be limited by total power dissipation.

N



Typical Characteristics

<u>AP8H06S</u>

60V N+N-Channel Enhancement Mode MOSFET




Fig.5 Normalized V_{GS(th)} v.s T_J




Fig.2 On-Resistance v.s Gate-Source





Fig.4 Gate-Charge Characteristics



臺灣永源微電子科技有限公司



<u>AP8H06S</u>

60V N+N-Channel Enhancement Mode MOSFET




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Waveform





AP8H06S

60V N+N-Channel Enhancement Mode MOSFET


Package Mechanical Data-SOP-8







Court of	Dimensions Ir	n Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
A	1.350	1. 750	0. 053	0.069
A1	0. 100	0. 250	0.004	0.010
A2	1.350	1.550	0. 053	0.061
b	0. 330	0. 510	0. 013	0. 020
с	0. 170	0. 250	0.006	0.010
D	4. 700	5. 100	0. 185	0. 200
E	3.800	4.000	0. 150	0. 157
E1	5.800	6. 200	0. 228	0. 244
е	1.270	(BSC)	0. 050	(BSC)
L	0. 400	1.270	0.016	0.050
θ	0 °	8°	0 °	8°



Recommended Minimum Pads



60V N+N-Channel Enhancement Mode MOSFET

Attention

1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliabilityproducts. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.



AP8H06S

60V N+N-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2020/6/11	Initial release

Copyright Attribution"APM-Microelectronice"