

#### **Description**

The AP50P02DF uses advanced trench technology to provide excellent  $R_{\rm DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a

Battery protection or in other Switching application.



 $V_{DS} = -20V I_{D} = -50A$ 


 $R_{DS(ON)}$  < 9m $\Omega$  @  $V_{GS}$ =-4.5V (Type: 6.8m $\Omega$ )


#### **Application**


Battery protection

Load switch

Uninterruptible power supply







**Package Marking and Ordering Information** 

Product ID	Pack	Marking	Qty(PCS)
AP50P02DF	PDFN3*3-8L	AP50P02DF XXX YYYY	5000

#### Absolute Maximum Ratings (T<sub>c</sub>=25<sup>°</sup>Cunless otherwise noted)

Symbol	Parameter	Rating	Units
VDS	Drain-Source Voltage	-20	V
VGS	Gate-Source Voltage	±12	V
I <sub>D</sub> @T <sub>C</sub> =25℃	Continuous Drain Current, V <sub>GS</sub> @ -4.5V <sup>1</sup>	-50	Α
I <sub>D</sub> @T <sub>C</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ -4.5V <sup>1</sup>	-18	Α
IDM	Pulsed Drain Current <sup>2</sup>	-100	Α
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>3</sup>	29	W
P <sub>D</sub> @T <sub>C</sub> =70°C	Total Power Dissipation <sup>3</sup>	19	W
TSTG	Storage Temperature Range	-55 to 150	°C
TJ	Operating Junction Temperature Range	-55 to 150	$^{\circ}$ C
R <sub>θ</sub> JA	Thermal Resistance Junction-Ambient <sup>1</sup>	75	°C/W
R₀JA	Thermal Resistance Junction-Ambient ¹ (t ≤10s)	40	°C/W
R <sub>θ</sub> JC	Thermal Resistance Junction-Case <sup>1</sup>	4.2	°C/W



## Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-20	-22		V	
∆BVDSS/∆TJ	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =-1mA		-0.012		V/°C	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-15A		6.8	9	mΩ	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-2.5V , I <sub>D</sub> =-10A		8.2	11	11112	
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-0.3	0.6	-1.0	V	
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	VGS-VDS , ID250UA		2.94		mV/°C	
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =-20V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	1		1	uA	
IGSS	Gate-Source Leakage Current	V <sub>GS</sub> =±12V , V <sub>DS</sub> =0V	1		±100	nA	
gfs	Forward Transconductance	V <sub>DS</sub> =-5V , I <sub>D</sub> =-10A		43		S	
Qg	Total Gate Charge (-4.5V)			63			
Qgs	Gate-Source Charge	V <sub>DS</sub> =-15V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =- 10A		9.1		nC	
Qgd	Gate-Drain Charge			13			
Td(on)	Turn-On Delay Time			15.8			
Tr	Rise Time	V <sub>DD</sub> =-10V , V <sub>GS</sub> =-4.5V ,		76.8		no	
Td(off)	Turn-Off Delay Time	R <sub>G</sub> =3.3Ω, I <sub>D</sub> =-10A		193		ns	
Tf	Fall Time			186.4			
Ciss	Input Capacitance			5783			
Coss	Output Capacitance	V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz		509		pF	
Crss	Reverse Transfer Capacitance			431			
IS	Continuous Source Current <sup>1,4</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-10.7	Α	
ISM	Pulsed Source Current <sup>2,4</sup>				-60	Α	
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25°C			-1.2	V	
trr	Reverse Recovery Time	IF=-10A , dI/dt=100A/μs ,		27		nS	
Qrr	Reverse Recovery Charge	T <sub>J</sub> =25°C		17.8		nC	

#### Note:

- 1. The data tested by surface mounted on a 1 inch 2 FR-4 board with 2OZ copper.
- 2 . The data tested by pulsed , pulse width  $\leq$  300us , duty cycle  $\leq$  2%
- 4. The data is theoretically the same as I D and I DM, in real applications, should be limited by total power dissipation.



## **Typical Characteristics**



**Fig.1 Typical Output Characteristics** 




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized V<sub>GS(th)</sub> vs. T<sub>J</sub>




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> vs. T<sub>J</sub>










Fig.7 Capacitance

Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance







Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform



# Package Mechanical Data-DFN3\*3-8L-JQ Single



Common				
Symbol	mm			
	Mim	Nom	Max	
А	0.70	0.75	0.85	
A1	/	/	0.05	
b	0.20	0.30	0.40	
С	0.10	0.152	0.25	
D	3.15	3.30	3.45	
D1	3.00	3.15	3.25	
D2	2.29	2.45	2.65	
E	3.15	3.30	3.45	
E1	2.90	3.05	3.20	
E2	1.54	1.74	1.94	
E3	0.28	0.48	0.65	
E4	0.37	0.57	0.77	
E5	0.10	0.20	0.30	
е	0.60	0.65	0.70	
K	0.59	0.69	0.89	
L	0.30	0.40	0.50	
L1	0.06	0.125	0.20	
t	0	0.075	0.13	
Ф	10	12	14	



#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





# AP50P02DF

## -20V P-Channel Enhancement Mode MOSFET

Edition	Date	Change
Rve1.0	2018/1/31	Initial release

Copyright Attribution"APM-Microelectronice"