

-20V P-Channel Enhancement Mode MOSFET

Description

The AP3415A uses advanced trench It utilizes the latest processing techniques to achieve the high cell density and reduces the on-resistance with high repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in power switching application and a wide variety of other applications

General Features

$V_{DS} = -20V, I_D = -4.2A$

$R_{DS(ON)} < 37m\Omega @ V_{GS}=4.5V$

ESD=3000V HBM

Application



Advanced MOSFET process technology

Special designed for PWM, load switching and general purpose applications

Ultra low on-resistance with low gate charge

Fast switching and reverse body recovery

150°C operating temperature



Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP3415A	SOT-23	AP3415A	3000

Absolute max Rating: @ $T_A=25^\circ C$ unless otherwise specified

Symbol	Parameter	Max.	Units
$I_D @ TC = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	-4.2①	A
$I_D @ TC = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	-2.4 ①	
I_{DM}	Pulsed Drain Current ②	-30	
$P_D @ TC = 25^\circ C$	Power Dissipation ③	1.4	W
V_{DS}	Drain-Source Voltage	-20	V
V_{GS}	Gate-to-Source Voltage	± 8	V
$T_J T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +150	$^\circ C$
$R_{\theta JA}$	Junction-to-ambient ($t \leq 10s$) ④	90	$^\circ C / W$

-20V P-Channel Enhancement Mode MOSFET

Electrical Characterizes @ $T_A=25^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V(BR)DSS	Drain-to-Source breakdown voltage	$V_{GS} = 0V, I_D = -250\mu A$	-20	—	—	V
R _{DS(on)}	Static Drain-to-Source on-resistance	$V_{GS}=-4.5V, I_D = -4A$	—	37	43	mΩ
		$V_{GS}=-2.5V, I_D = -4A$	—	45	54	
		$V_{GS}=-1.8V, I_D = -2A$	—	56	73	
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = -250\mu A$	-0.3	—	-1.0	V
		$T_J = 125^\circ\text{C}$	—	-0.44	—	
I _{DSS}	Drain-to-Source leakage current	$V_{DS} = -16V, V_{GS} = 0V$	—	—	-1	μA
		$T_J = 125^\circ\text{C}$	—	—	-50	
I _{GSS}	Gate-to-Source forward leakage	$V_{GS} = 8V$	—	—	10	μA
		$V_{GS} = -8V$	—	—	-10	
Q _g	Total gate charge	$I_D = -4A,$ $V_{DS}=-10V,$ $V_{GS} = -4.5V$	—	10	—	nC
Q _{gs}	Gate-to-Source charge		—	0.77	—	
Q _{gd}	Gate-to-Drain("Miller") charge		—	3.5	—	
t _{d(on)}	Turn-on delay time	$V_{GS}=-4.5V, V_{DS} = -10V,$ $R_{GEN}=3\Omega,$	—	10	—	
t _r	Rise time		—	8.6	—	ns
t _{d(off)}	Turn-Off delay time		—	29	—	
t _f	Fall time		—	13	—	
C _{iss}	Input capacitance	$V_{GS} = 0V, V_{DS} = -10V, f = 1\text{MHz}$	—	939	—	pF
C _{oss}	Output capacitance		—	130	—	
C _{rss}	Reverse transfer capacitance		—	111	—	

Source-Drain Ratings and Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
I _S	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode.	—	—	-4.2A ①	A
I _{SM}	Pulsed Source Current (Body Diode)		—	—	-30	A
V _{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$	—	-0.76	-1.0	V
t _{rr}	Reverse Recovery Time	$T_J = 25^\circ\text{C}, I_F = -4A, di/dt = 100A/\mu s$	—	8.7	—	ns
Q _{rr}	Reverse Recovery Charge		—	2.3	—	nC


Notes:

- ① Calculated continuous current based on maximum allowable junction temperature.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- ④ The value of R_{θJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A = 25°C


-20V P-Channel Enhancement Mode MOSFET

Test circuits and Waveforms


EAS test circuit:




Gate charge test circuit:



Switching time test circuit:



Switch Waveforms:



-20V P-Channel Enhancement Mode MOSFET

Typical electrical and thermal characteristics




Figure 1: Typical Output Characteristics




Figure 2. Gate to source cut-off voltage




Figure 3. Drain-to-Source Breakdown Voltage Vs. Case Temperature




Figure 4: Normalized On-Resistance Vs. Case Temperature

-20V P-Channel Enhancement Mode MOSFET

Typical electrical and thermal characteristics




Figure 5. Maximum Drain Current Vs. Case Temperature




Figure 6. Typical Capacitance Vs. Drain-to-Source Voltage





Figure7. Maximum Effective Transient Thermal Impedance Junction-to-Case

Mechanical Data.



**-20V P-Channel Enhancement Mode MOSFET
Attention**

- 1, Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2, APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5, In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you intend to use.