

#### **Description**

The AP20G03NF uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a

Battery protection or in other Switching application.



 $V_{DS} = 30V I_{D} = 28A$ 

 $R_{DS(ON)}$  < 12m $\Omega$  @  $V_{GS}$ =10V

 $V_{DS} = -30V I_{D} = -19.7A$ 


 $R_{DS(ON)}$  < 25m $\Omega$  @  $V_{GS}$ =-10V


#### **Application**

Wireless charging


Boost driver

Brushless motor














**Package Marking and Ordering Information** 

	3		
Product ID	Pack	Marking	Qty(PCS)
AP20G03NF	PDFN5*6-8L	AP20G03NF XXX YYYY	5000

#### Absolute Maximum Ratings (T<sub>c</sub>=25<sup>°</sup>Cunless otherwise noted)

Symbol	Parameter	N-Ch	P-Ch	Units
VDS	Drain-Source Voltage	30	-30	V
Vgs	Gate-Source Voltage	±20	±20	V
I <sub>D</sub> @T <sub>C</sub> =25℃	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	28	-19.7	А
I <sub>D</sub> @T <sub>C</sub> =100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	22.5	-17.5	А
Ірм	Pulsed Drain Current <sup>2</sup>	84	-59.1	А
EAS	Single Pulse Avalanche Energy <sup>3</sup>	89	78	mJ
<b>I</b> AS	Avalanche Current	34	33.1	Α
P <sub>D</sub> @T <sub>C</sub> =25°C	Total Power Dissipation <sup>4</sup>	46	41.3	W
Тѕтс	Storage Temperature Range	-55 to 150	-55 to 150	$^{\circ}$ C
TJ	Operating Junction Temperature Range	-55 to 150	-55 to 150	$^{\circ}$ C
Reja	Thermal Resistance Junction-Ambient <sup>1</sup>	62		°C/W
R <sub>θ</sub> JC	Thermal Resistance Junction-Case <sup>1</sup>	5		°C/W



#### **Electrical Characteristics (Tc=25** ℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	30	32.5		V
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25℃, I <sub>D</sub> =1mA		0.0193		V/°C
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =15A		8.5	12	mΩ
NDO(ON)	Otatic Drain-Source On-Resistance	V <sub>GS</sub> =4.5V , I <sub>D</sub> =10A		11	16	
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.2	1.6	2.5	V
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	V 65 V D5 , 1D 2000/1		-3.97		mV/℃
IDSS	Drain-Source Leakage Current	V <sub>DS</sub> =24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25℃			1	uA
1500	Brain Scarce Edanage Carrent	$V_{DS}$ =24V , $V_{GS}$ =0V , $T_{J}$ =55 $^{\circ}$ C			5	u, t
IGSS	Gate-Source Leakage Current	$V_{GS}$ =±20 $V$ , $V_{DS}$ =0 $V$			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =30A		34		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		1.8		Ω
Qg	Total Gate Charge (4.5V)			9.8		
Qgs	Gate-Source Charge	V <sub>DS</sub> =15V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =15A		4.2		nC
Q <sub>gd</sub>	Gate-Drain Charge			3.6		
Td(on)	Turn-On Delay Time			4		
Tr	Rise Time	$V_{DD}$ =15V , $V_{GS}$ =10V , $R_{G}$ =3.3 $\Omega$		8		no
Td(off)	Turn-Off Delay Time	I <sub>D</sub> =15A		31		ns
T <sub>f</sub>	Fall Time			4		
Ciss	Input Capacitance			940		
Coss	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		131		pF
Crss	Reverse Transfer Capacitance			109		
Is	Continuous Source Current <sup>1,5</sup>	V V 0/ 5			43	Α
ISM	Pulsed Source Current <sup>2,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			112	Α
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25℃			1	V
t <sub>rr</sub>	Reverse Recovery Time	IF=30A , dI/dt=100A/μs ,		8.5		nS
Qrr	Reverse Recovery Charge	T <sub>J</sub> =25°C		2.2		nC

#### Note:

- 1. The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- $2_{\times}$  The data tested by pulsed , pulse width  $\leqq$  300us , duty cycle  $\leqq$  2%
- 3. The EAS data shows Max. rating . The test condition is  $V_{DD}$ =25V, $V_{GS}$ =10V,L=0.1mH,I<sub>AS</sub>=10A
- 4. The power dissipation is limited by 150 ℃ junction temperature
- 5 The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.





#### Electrical Characteristics (T<sub>c</sub>=25 ℃ unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-30	32.5		V
△BVDSS/△TJ	BVDSS Temperature Coefficient	Reference to 25℃, I <sub>D</sub> =-1mA		-0.022		V/°C
DD0(011)		V <sub>GS</sub> =-10V , I <sub>D</sub> =-15A		20	25	
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-10A		28	28 38 <sup>mΩ</sup>	mΩ
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.0	-1.6	-2.5	V
$\triangle V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	VGS-VDS, ID2500A		4.6		mV/℃
IDSS	Drain-Source Leakage Current V <sub>DS</sub> =-24V , V <sub>GS</sub> =0V , T <sub>J</sub> =25℃	$V_{DS}$ =-24V , $V_{GS}$ =0V , $T_{J}$ =25 $^{\circ}$ C			-1	uA
1000	Drain-Source Leakage Gurrent	V <sub>DS</sub> =-24V , V <sub>GS</sub> =0V , T <sub>J</sub> =55℃			-5	uA
IGSS	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =-5V , I <sub>D</sub> =-6A		17		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		13		Ω
Qg	Total Gate Charge (-4.5V)			12.6		
Qgs	Gate-Source Charge	V <sub>DS</sub> =-15V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =- 6A		4.8		nC
Q <sub>gd</sub>	Gate-Drain Charge	. 0/1		4.8		
Td(on)	Turn-On Delay Time			4.6		
Tr	Rise Time	$V_{DD}$ =-15V , $V_{GS}$ =-10V , $R_{G}$ =3.3 $\Omega$ ,		14.8		
Td(off)	Turn-Off Delay Time	Ip=-6A		41		ns
T <sub>f</sub>	Fall Time			19.6		
Ciss	Input Capacitance			1345		
Coss	Output Capacitance	V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz		194		pF
Crss	Reverse Transfer Capacitance			158		
Is	Continuous Source Current <sup>1,5</sup>				-6.5	Α
ISM	Pulsed Source Current <sup>2,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-26	Α
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25℃			-1.2	V
t <sub>rr</sub>	Reverse Recovery Time	IF=-6A , dI/dt=100A/μs ,		16.3		nS
Qrr	Reverse Recovery Charge	T <sub>J</sub> =25℃		5.9		nC


#### Note:

- 1. The data tested by surface mo unted on a 1 inch<sup>2</sup> FR-4 board with 2OZ copper.
- 2. The data tested by pulsed , pulse width  $\,\leqq\,300\text{us}$  , duty cycle  $\,\leqq\,2\%$
- 3. The EAS data shows Max. rating . The test condition is  $V^{DD}$ =-25V, $V^{GS}$ =-10V,L=0.1mH,IAS=-10A
- 5 . The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.





# **N-Typical Characteristics**



**Fig.1 Typical Output Characteristics** 




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized  $V_{\text{GS(th)}}$  vs.  $T_{\text{J}}$ 




Fig.2 On-Resistance vs. G-S Voltage




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> vs. T<sub>J</sub>










Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform



# **P-Typical Characteristics**



**Fig.1 Typical Output Characteristics** 




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized  $V_{\text{GS(th)}}$  v.s  $T_{\text{J}}$ 




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized  $R_{\text{DSON}}$  v.s  $T_{\text{J}}$ 










Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform



# Package Mechanical Data-DFN5\*6-8L-JQ Double



	Common				
Symbol		mm			
	Mim	Nom	Max		
А	0.90	1.00	1.10		
b	0.33	0.41	0.51		
С	0.20	0.25	0.30		
D1	4.80	4.90	5.00		
D2	3.61	3.81	3.96		
E	5.90	6.00	6.10		
E1	5.66	5.76	5.83		
E2	3.37	3.47	3.58		
е		1.27BSC			
Н	0.41	0.51	0.61		
К	1.10				
L	0.51	0.61	0.71		
L1	0.06	0.13	0.20		
M	0.50				
a	0°		12°		



#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





# AP20G03NF

# **30V N+P-Channel Enhancement Mode MOSFET**

Edition	Date	Change
Rve1.0	2020/2/30	Initial release

Copyright Attribution"APM-Microelectronice"

