

#### **Description**

The AP10G006NFuses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a

Battery protection or in other Switching application.

#### **General Features**

 $V_{DS} = 60V I_{D} = 10A$ 

 $R_{DS(ON)} < 40 m\Omega$  @  $V_{GS}=10V$ 

 $V_{DS} = -60V I_{D} = 9.5A$ 


 $R_{DS(ON)} < 70 \text{m}\Omega$  @  $V_{GS}$ =10V

#### **Application**

Battery protection

Load switch

Uninterruptible power supply



# Package Marking and Ordering Information

asiago mariang and ordering mornadon				
Product ID	Pack	Marking	Qty(PCS)	
AP10G06NF	PDFN5*6-8L	AP10G06NF XXXX YYYY	5000	

#### Absolute Maximum Ratings (T<sub>C</sub>=25°Cunless otherwise noted)

Comple of	Doromotor	Rati	Unito		
Symbol	Parameter	N-Channel	P-Channel	Units	
VDS	Drain-Source Voltage	60	-60	V	
VGS	Gate-Source Voltage	±20	±20	V	
I <sub>D</sub> @T <sub>A</sub> =25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	10	-9.5	Α	
I <sub>D</sub> @T <sub>A</sub> =70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V <sup>1</sup>	5.2	-4.3	Α	
IDM	Pulsed Drain Current <sup>2</sup>	30	-27	А	
EAS	Single Pulse Avalanche Energy <sup>3</sup>	25.5	35.3	mJ	
IAS	Avalanche Current	22.6	-26.6	Α	
P <sub>D</sub> @T <sub>A</sub> =25°C	Total Power Dissipation <sup>4</sup>	1.5	1.5	W	
TSTG	Storage Temperature Range	-55 to 150	-55 to 150	°C	
TJ	Operating Junction Temperature Range	-55 to 150	-55 to 150	℃	
R₀JA	Thermal Resistance Junction-Ambient <sup>1</sup>	85	85	°C/W	
R₀JC	Thermal Resistance Junction-Case <sup>1</sup>	36	36	°C/W	





## Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	60	66		V
△BVDSS/△TJ	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25°C , I <sub>D</sub> =1mA		0.063		V/°C
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =10V , I <sub>D</sub> =4A		35	40	m Ω
KD3(ON)	Static Drain-Source On-Resistance	V <sub>GS</sub> =4.5V , I <sub>D</sub> =2A		38	45	1 12
VGS(th)	Gate Threshold Voltage		1.2	1.6	2.5	٧
V <sub>GS(th)</sub>	V <sub>GS(th)</sub> Temperature Coefficient	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA		-5.24		mV/ ℃
IDSS	Drain-Source Leakage Current	$V_{DS}$ =48V , $V_{GS}$ =0V , $T_{J}$ =25 $^{\circ}$ C	-		1	uA
1033	Dialii-Source Leakage Current	V <sub>DS</sub> =48V , V <sub>GS</sub> =0V , T <sub>J</sub> =55℃				uA
IGSS	Gate-Source Leakage Current	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =5V , I <sub>D</sub> =4A		21		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		3.2		Ω
Qg	Total Gate Charge (4.5V)			12.6		
Qgs	Gate-Source Charge	V <sub>DS</sub> =48V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =4A		3.2		nC
Qgd	Gate-Drain Charge	_		6.3		
Td(on)	Turn-On Delay Time			8		
Tr	Rise Time	V <sub>DD</sub> =30V , V <sub>GS</sub> =10V ,		14.2		
Td(off)	Turn-Off Delay Time	$R_G$ =3.3Ω, $I_D$ =4A		24.4		ns
Tf	Fall Time			4.6		
Ciss	Input Capacitance			1378		
Coss	Output Capacitance	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz		86		pF
Crss	Reverse Transfer Capacitance	_		64		
IS	Continuous Source Current <sup>1,5</sup>	V V 9V 5			4.8	Α
ISM	Pulsed Source Current <sup>2,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			9.6	Α
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =1A , T <sub>J</sub> =25°C			1.2	V

#### Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300 \text{us}$  , duty cycle  $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is VDD=-25V,VGS=-10V,L=0.1mH,IAS=-26.6A
- 4.The power dissipation is limited by 150 ℃ junction temperature
- $5. The \ data \ is \ theoretically \ the \ same \ as \ ID \ and \ IDM$  , in real applications , should be limited by total power dissipation



## Electrical Characteristics (T<sub>J</sub>=25°C, unless otherwise noted)


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
BVDSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V , I <sub>D</sub> =-250uA	-60	-66		V
△BVDSS/△TJ	BV <sub>DSS</sub> Temperature Coefficient	Reference to 25℃, I <sub>D</sub> =-1mA		-0.03		V/°C
RDS(ON)	Static Drain-Source On-Resistance <sup>2</sup>	V <sub>GS</sub> =-10V , I <sub>D</sub> =-3A		55	70	
		V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-2A		75	105	mΩ
VGS(th)	Gate Threshold Voltage	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =-250uA	-1.2	-1.5	-2.5	V
$V_{GS(th)}$	V <sub>GS(th)</sub> Temperature Coefficient	100 120, 12 200 1		4.56		mV/℃
IDSS	Drain-Source Leakage Current	$V_{DS}$ =-48V , $V_{GS}$ =0V , $T_{J}$ =25 $^{\circ}$ C			1	- uA
1000	Drain-Source Leakage Current	$V_{DS}$ =-48V , $V_{GS}$ =0V , $T_{J}$ =55 $^{\circ}$ C			5	
IGSS	Gate-Source Leakage Current	$V_{GS}$ =±20V , $V_{DS}$ =0V			±100	nA
gfs	Forward Transconductance	V <sub>DS</sub> =-5V , I <sub>D</sub> =-3A		15		S
Rg	Gate Resistance	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz		13.5		Ω
Qg	Total Gate Charge (-4.5V)	V <sub>DS</sub> =-48V , V <sub>GS</sub> =-4.5V , I <sub>D</sub> =-3A		9.86		
Qgs	Gate-Source Charge			3.1		nC
Qgd	Gate-Drain Charge			2.95		
Td(on)	Turn-On Delay Time			28.8		
Tr	Rise Time	V <sub>DD</sub> =-15V , V <sub>GS</sub> =-10V -R <sub>G</sub> =3.3Ω,		19.8		
Td(off)	Turn-Off Delay Time	I <sub>D</sub> =-1A		60.8		ns
T <sub>f</sub>	Fall Time			7.2		
Ciss	Input Capacitance			1447		
Coss	S Output Capacitance V <sub>DS</sub> =-15V , V <sub>GS</sub> =0V , f=1MHz			97.3		pF
Crss	Reverse Transfer Capacitance			70		
IS	Continuous Source Current <sup>1,5</sup>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current			-3.7	Α
ISM	Pulsed Source Current <sup>2,5</sup>				-7.5	Α
VSD	Diode Forward Voltage <sup>2</sup>	V <sub>GS</sub> =0V , I <sub>S</sub> =-1A , T <sub>J</sub> =25℃			-1.2	V

#### Note:

- 1. The data tested by surface mounted on a 1 inch2 FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width  $\leq 300 \text{us}$  , duty cycle  $\leq 2\%$
- $3. The \ EAS \ data \ shows \ Max. \ rating \ . The test condition is \ VDD=25V, VGS=10V, L=0.1 mH, IAS=22.6 A$
- 4.The power dissipation is limited by 150  $\!\!\!\!\!^{\,\circ}\!\!\!\!^{\,\circ}$  junction temperature
- $5. The \ data \ is \ theoretically \ the \ same \ as \ ID \ and \ IDM \ , \ in \ real \ applications \ , \ should \ be \ limited \ by \ total \ power \ dissipation$



# **N-Channel Typical Characteristics**



**Fig.1 Typical Output Characteristics** 




Fig.3 Forward Characteristics of Reverse




Fig.5 Normalized  $V_{GS(th)}$  v.s  $T_J$ 




Fig.2 On-Resistance v.s Gate-Source




Fig.4 Gate-Charge Characteristics





Fig.6 Normalized R<sub>DSON</sub> v.s T<sub>J</sub>

4








Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Waveform





## **P-Channel Typical Characteristics**





Fig.1 Typical Output Characteristics









Fig.3 Forward Characteristics of Reverse

Fig.4 Gate-Charge Characteristics







Fig.5 Normalized  $V_{\text{GS(th)}}$  v.s  $T_{\text{J}}$ 

Fig.6 Normalized R<sub>DSON</sub> v.s T<sub>J</sub>










Fig.7 Capacitance

Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Waveform



# Package Mechanical Data-DFN5\*6-8L-JQ Double



Symbol	mm				
	Mim	Nom	Max		
А	0.90	1.00	1.10		
b	0.33	0.41	0.51		
С	0.20	0.25	0.30		
D1	4.80	4.90	5.00		
D2	3.61	3.81	3.96		
E	5.90	6.00	6.10		
E1	5.66	5.76	5.83		
E2	3.37	3.47	3.58		
e		1.27BSC			
Н	0.41	0.51	0.61		
K	1.10				
L	0.51	0.61	0.71		
L1	0.06	0.13	0.20		
М	0.50				
a	0°		12°		



#### **Attention**

- 1,Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.
- 2,APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.
- 3, Specifications of any and all APM Microelectronics products described or contained here instipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- 4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- 5,In the event that any or all APM Microelectronics products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- 6, No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.
- 7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- 8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "DeliverySpecification" for the APM Microelectronics product that you Intend to use.





# AP10G06NF

# **60V N+P-Channel Enhancement Mode MOSFET**

Edition	Date	Change
Rve1.0	2019/5/31	Initial release

Copyright Attribution"APM-Microelectronice"