

SK6615C 1.5A 2MHz 5.5V Synchronous Buck Converter

Description

The SK6615C is a high-efficiency, DC-to-DC step-down switching regulators, capable of delivering up to 1.5A of output current. The device operates from an input voltage range of 2.6V to 5.5V and provides an output voltage from 0.6V to V_{IN} . Working at a fixed frequency of 2MHz allows the use of small external components, such as ceramic input and output caps, as well as small inductors, while still providing low output ripples. This low noise output along with its excellent efficiency achieved by the internal synchronous rectifier, making SK6615C an ideal replacement for large power consuming linear regulators. Internal soft-start control circuitry reduces inrush current. Short-circuit and thermal shutdown protection improves design reliability.

The SK6615C is available in SOT23-5 and DFN1.6x1.6-6 packages.


Features

- High efficiency: up to 97%
- Up to 1.5A Max output current
- 2MHz switching frequency
- Low dropout 100% duty operation
- Internal compensation and soft-start
- Current mode control
- Reference 0.6V
- Logic control shutdown ($I_Q < 1\mu A$)
- Thermal shutdown, UVLO
- Available in SOT23-5 and DFN1.6x1.6-6



Applications

- Cellular phones
- Digital cameras
- MP3 and MP4 players
- Set top boxes
- Wireless and DSL modems
- USB supplied devices in notebooks
- Portable devices

Typical Application



Pin Out & Marking



LA: Product code
 X: Internal code
 YW: Date code

Pin Description

NAME	PIN #		DESCRIPTION
	SOT23-5	DFN1.6x1.6-6	
EN	1	5	Enable pin for the IC. Drive the pin to high to enable the part, and low to disable
GND	2	2	Ground
SW	3	4	Inductor connection. Connect an inductor between SW and the regulator output.
VIN	4	3	Supply voltage.
FB	5	1	Feedback input. Connect an external resistor divider from the output to FB and GND to set the output to a voltage between 0.6V and Vin
NC	-	6	No connection

Ordering Information

PART No.	PACKAGE	Tape&Reel
SK6615CS5	SOT23-5	3000pcs/reel
SK6615CD6	DFN1.6x1.6-6	3000pcs/reel

Absolute Maximum Rating

Parameter		Value
Max input voltage		8V
Max operating junction temperature(T _J)		125°C
Ambient temperature(T _A)		-40°C – 85°C
Maximum power dissipation	SOT23-5	400mW
Maximum power dissipation	DFN1.6x1.6-6	600mW
Package thermal resistance (θ _{JA})		125°C/W
Package thermal resistance (θ _{JC})		30°C/W
Storage temperature(T _S)		-40°C - 150°C
Lead temperature & time		260°C, 10S
ESD (HBM)		>2000V

Note: Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.







ELECTRICAL CHARACTERISTICS

(V_{IN}=5V, T_A=25°C, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IN}	Input voltage range		2.6		5.5	V
V _{OVP}	Input overvoltage threshold			6.1	6.5	V
V _{REF}	Feedback voltage	V _{IN} =5V	0.588	0.6	0.612	V
I _Q	Quiescent current	Active, V _{FB} =0.65, No Switching		55		uA
I _{FB}	Feedback leakage current			0.1	1	uA
I _{SHUTDOWN}	Shutdown input current	EN=0V			1	uA
I _{SWLK}	SW leakage current	V _{IN} =6V, V _{SW} =0 or 6V, EN=0V			1	uA
I _{ENLK}	EN leakage current				1	uA
LNR	Line regulation	V _{IN} =2.6V to 5.5V		0.1	0.2	%/V
LDR	Load regulation	I _{OUT} =0.01 to 1A		0.1	0.2	%/A
F _{SOC}	Switching frequency			2		MHz
R _{DSON_P}	PMOS Rdson			250	350	mΩ
R _{DSON_N}	NMOS Rdson			150	250	mΩ
V _{UVLO}	Under voltage lockout		1.9	2.1	2.3	V
V _{UVLO_HY}	UVLO hysteresis			100		mV
I _{LIMIT}	Peak current limit			2.3		A
V _{H_EN}	EN input high voltage		1.2			V
V _{L_EN}	EN input low voltage				0.5	V
T _{SD}	Thermal shutdown temp			160		°C
T _{SH}	Thermal shutdown hysteresis			15		°C

ELECTRICAL PERFORMANCE


Tested under $T_A=25^\circ\text{C}$, unless otherwise specified



Output Ripple and SW at 1.5A load

Vin=3.3V / Vout=1.8V


Ch2—Vout ripple, Ch3—Vsw, Ch4—Isw



Output Ripple and SW at 1.5A load

Vin=5V / Vout=3.3V


Ch2—Vout ripple, Ch3—Vsw, Ch4—Isw



Load Transient

Vin=5V / Vout=1.2V / Iout=0.01~1.5A


Ch2—Vout ripple, Ch4—Iout




Load Transient

Vin=5V / Vout=3.3V / Iout=0.01~1.5A

Ch2—Vout ripple, Ch4—Iout



BLOCK DIAGRAM



DETAILED DESCRIPTION

The SK6615C high-efficiency switching regulator is a small, simple, DC-to-DC step-down converter capable of delivering up to 1.5A of output current. The device operates in pulse-width modulation (PWM) at 2MHz from a 2.6V to 5.5V input voltage and provides an output voltage from 0.6V to VIN, making the SK6615C ideal for on-board post-regulation applications. An internal synchronous rectifier improves efficiency and eliminates the typical Schottky free-wheeling diode. Using the on resistance of the internal high-side MOSFET to sense switching currents eliminates current-sense resistors, further improving efficiency and cost.

Loop operation

SK6615C uses a PWM current-mode control scheme. An open-loop comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator terminates the on cycle. During this on-time, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current mode feedback system regulates the peak inductor current as a function of the output voltage error signal. During the off cycle, the internal high-side P-channel MOSFET turns off, and the internal low-side N-channel MOSFET turns on. The inductor releases the stored energy as its current ramps down while still providing current to the output.

Current sense

An internal current-sense amplifier senses the current through the high-side MOSFET during on time and produces a proportional current signal, which is used to sum with the slope compensation signal. The summed signal then is compared with the

error amplifier output by the PWM comparator to terminate the on cycle.

Current limit

There is a cycle-by-cycle current limit on the high-side MOSFET of 2.3A (typ). When the current flowing out of SW exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. SK6615C utilizes a frequency fold-back mode to prevent overheating during short-circuit output conditions. The device enters frequency fold-back mode when the FB voltage drops below 100mV, limiting the current to 2.3A (typ) and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

Soft-start

SK6615C has an internal soft-start circuitry to reduce supply inrush current during startup conditions. When the device exits under-voltage lockout (UVLO), shutdown mode, or restarts following a thermal shutdown event, the soft-start circuitry slowly ramps up current available at SW.

UVLO

If VIN drops below 2.1V, the UVLO circuit inhibits switching. Once VIN rises above 2.2V, the UVLO clears, and the soft-start sequence activates.

Thermal shutdown

Thermal shutdown protection limits total power dissipation in the device. When the junction temperature exceeds $T_J = +160^{\circ}\text{C}$, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 15°C , resulting in a pulsed output during continuous overload conditions. Following a thermal-shutdown condition, the soft-start sequence begins.

DESIGN PROCEDURE

Setting output voltages

Output voltages are set by external resistors. The FB threshold is 0.6V.

$$R_{TOP} = R_{BOTTOM} \times \left(\frac{V_{OUT}}{0.6} - 1 \right)$$

Input capacitor selection

The input capacitor in a DC-to-DC converter reduces current peaks drawn from the battery or other input power source and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so high-frequency switching currents do not pass through the input source. The output capacitor keeps output ripple small and ensures control-loop stability. The output capacitor must also have low impedance at the switching

frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance. Output ripple with a ceramic output capacitor is approximately as follows:

$$\Delta I_L = \frac{V_{OUT}}{L \times f_S} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_S^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$


If the capacitor has significant ESR, the output ripple component due to capacitor ESR is as follows:

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}} \right) \times R_{ESR}$$


V _{OUT} (V)	R _{top} (KΩ)	R _{bottom} (KΩ)	L1(μH)	C _{IN} (μF)	C _{OUT} (μF)	C _{FF} (pF) Opt.
1.0	80	120	1~2.2	10	10	22
1.2	120	120	1~2.2	10	10	22
1.8	240	120	1~2.2	10	10	22
3.3	540	120	1~2.2	10	10	22

All the external components are the suggested values, the final values are based on the application testing results.


LAYOUT GUIDE





PACKAGE OUTLINE

Package	SOT23-5	Devices per reel	3000pcs
Package specification: <div style="text-align: center;">  <p>The drawing includes three views of the SOT23-5 package. The top view shows a rectangular body with a width of 2.9 ± 0.2 mm and a length of 1.9 ± 0.2 mm. The distance between the two side leads (pins 4 and 5) is 0.95 mm, and the distance between the two bottom leads (pins 1 and 2) is 0.4 ± 0.1 mm. The height of the package is 2.8 ± 0.3 mm. The side view shows a lead height of $1.1^{+0.2}_{-0.1}$ mm, a lead width of 0.8 ± 0.1 mm, and a lead thickness of $0.15^{+0.1}_{-0.05}$ mm. A minimum lead length of 0.2 mm is specified. The bottom view shows a perspective of the package with five pins labeled 1 through 5.</p> </div> <p>Unit: mm</p>			

PACKAGE OUTLINE



REEL:SOT23-5



SYMBOL	A0	B0	K0	P0	P1	P2
SPEC	3.30±0.10	3.20±0.10	1.50±0.10	4.00±0.10	4.00±0.10	2.00±0.05
SYMBOL	T	E	F	D0	D1	W
SPEC	0.20±0.05	1.75±0.10	3.50±0.05	1.55±0.05	1.10 ^{+0.10} ₋₀	8.00 ^{+0.2} _{0.1}