

# 1. Scope

This specification is applied to Multilayer Ceramic Chip Capacitor (MLCC) for use in electric equipment for the voltage is ranging from 100V to 1.5 KV (not Include).

The MLCC support for Lead-Free wave and reflow soldering, and electrical characteristic and reliability are same as before. (This product is compliant with the RoHS & HF.)

# 2. Parts Number Code

				054			
C 0805	X	104	ĸ	251		В	F
(1) (2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)
(1)Product			(5)Caj	pacitar	nce Tolerance	e	
Product Code			Code		Tolerance	Nom	inal Capacitance
C Multilayer	r Ceramic Chi	p Capacitor	K		± 10.0 %	Мог	re Than 10 pF
(2)Chip Size			_ (6)Rat	ed Vol	tage		
Code Length×Width		(inch)	Code		Rate	d Voltage ('	Vdc)
0805 2.00× 1	.25 (.079×.	049)	251			250	
(3)Temperature Character	ristics		(7)Tap	ping			
Code Temperature Temper	rature Te	mperature	Code Type				
Characteristic Rar	·9	oefficient	T	T Tape & Reel			
<u>X X7R -55℃~</u> -1	-125℃ ±159	%	- (8)Thi	ckness	5		
(4)Capacitance	unit :pic	co farads(pF)	Code	•	Thic	kness T (r	nm)
Code Nominal C	Capacitance (pf	=)	В		0	.85± 0.15	6
104	100,000.0		-				
X. If there is a decimal point, i	t shall be expre	essed by an	(9)Spe	cial C	ode		
English capital letter R				Code Type			
3. Nominal Capacitance and	F		Sp	ecial Coc	le		
3.1 Standard Combinatio	n of Nominal	Capacitanc	e and Tole	erance			
Class Characteristic		Tolerance			Nomina	al Capacit	ance
II X7R		K (± 10.0 %	5) <u> </u>	E	-3, E-6 series	3	

### 3.2 E series(standard Number)

Standard No.		Application Capacitance										
E- 3		1	.0			2	.2			4	.7	
E- 6	1	1.0 1		.5	2.2		3	.3	4	.7	6	.8
E-12	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2
E-24	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2
	1.1	1.3	1.6	2.0	2.4	3.0	3.6	4.3	5.1	6.2	7.5	9.1

# 4. Operation Temperature Range

Class	Characteristic	Temperature Range	Reference Temp.
Π	X7R	-55℃ ~ +125℃	25°C

# 5. Storage Condition

Storage Temperature : 5 to 40  $^\circ\!\mathrm{C}$ 

Relative Humidity : 20 to 70 %


Storage Time: 12 months max.






# 6. Dimensions

6.1 Configuration and Dimension :



					Unit:mm
TYPE	L	W	Т	B (min)	BW (min)
0805	2.00±0.20	1.25± 0.20	0.85± 0.15	0.70	0.20

# 6.2 Termination Type :







# 7. Performance

No.	ltem		S	pecification	Test Condition	
1	Visua	ıl	No abnormal	exterior appearance	Visual inspection	
2	Dimens	ion	See Page 2		Visual inspection	
3	Insulati Resista		500/CΩmin.		V≦500V, Rated Voltage Charge Time∶60sec. Is applied less than 50mA current.	
4	Capacitance	Class ∏	Within The Sp	ecified Tolerance	Class II :FrequencyVoltageX7R1KHz $\pm$ 10%1.0 $\pm$ 0.2VrmsPerform a heat temperature at 150 $\pm$ 5°C for 30min. then place room temp. for 24 $\pm$ 2hr.	
5	D.F.	Class ∏	Char. X7R:2.5% m	Maximum ax.		
6	Withstan Voltag	-	No dielectric mechanical b	breakdown or reakdown	<ul> <li>V&lt;500V : 200% Rated Voltage</li> <li>Voltage ramp up rate ≤ 500v/sec</li> <li>for 1~5 sec. charge/discharge Current is less</li> <li>than 50mA.</li> <li>※ Withstanding voltage testing requires immersion of</li> <li>the element in a isolation fluid prevent arcing on the</li> <li>chip surface, at voltage over 1000Vdc.</li> </ul>	
7	Temperature Capacitance Coefficient	Class ∏	Char. Temp. F X7R -55℃~-		Class II : (C2-C1)/C1 × 100% C1:Capacitance at standard temperature(25℃) C2: Capacitance at test temperature (T2)	
8	Adhesive S of Termin		No indication of the terminal el	of peeling shall occur on ectrode.	Pull force shall be applied for $10\pm 1$ second. $\leq 06035N(= 0.5 \text{ Kg} \cdot \text{f})$ $> 060310N(= 1.0 \text{ Kg} \cdot \text{f})$ N·f	
9	Resistance to Flexure of Substrate	Appear- ance C-Meter	No mechanica Capacitance C Char. X7R	-	r. Bending shall be applied to the 1.0 mm with 1.0 mm/sec. The duration of the applied forces shall be $5 \pm 1 \sec$ Bendin C. Meter $45\pm 1 mm$	






No.	lte	em	Spec	ification	Test Condition		
10	Solderability			the terminal surface ewly, so metal part t or dissolve .	Solder Temperature : $245\pm5^{\circ}$ Dip Time : $5\pm0.5$ sec. Immersing Speed : $25\pm10^{\circ}$ mm/s Solder : Lead Free Solder Flux :Rosin Preheat : At 80~120 °C for 10~30sec.		
11	Resistance To Soldering Heat	Appear- ance Capacit- ance D.F. Class II Insulation Resistance Withstand Voltage	No mechanical dat Characteristic Class X7R II To satisfy the spec To satisfy the spec To satisfy the spec	Cap. Change Within ± 10% ified initial value	Class II capacitor shall be set for 48±4 hours at room temperature after one hour heat treatment at 150 +0/-10°C before initial measure. Preheat : At 150± 10°C For 60~120sec. Dip : Solder Temperature of 260± 5°C Dip Time : 10 ± 1sec. Immersing Speed : 25±10% mm/s Flux :Rosin Measure at room temperature after cooling for Class II : 48 ± 4 Hours		
12	Tempera ture Cycle	Appear- ance Capacit- ance D.F. Class II Insulation Resistance	No mechanical dar Characteristic Class X7R II To satisfy the spec	Cap. Change Within ± 7.5%	Class II capacitor shall be set for $48\pm 4$ hours at room temperature after one hour heat treatment at 150 +0/-10 °C before initial measure. Capacitor shall be subjected to five cycles of the temperature cycle as following: Step Temp.(°C) Time(min) 1 Min Rated Temp. +0/-3 30 2 25 3 3 Max Rated Temp. +3/-0 30 4 25 3 Measure at room temperature after cooling for Class II :48 ± 4 Hrs Solder the capacitor on P.C. board shown in Fig 2. before testing.		
13	Humidity	Appear- ance Capacit- ance D.F. Class II Insulation Resistance	No mechanical dat Characteristic Class X7R II Char. X7R : 5.0% max. 50/C Ω min.	mage shall occur Cap. Change Within ± 15% Maximum	Class II capacitor shall be set for 48± 4 hours at room temperature after one hour heat treatment at 150+0/-10 °C before initial measure. Temperature : 40± 2°C Relative Humidity : 90 ~ 95%RH Test Time : 500 +12/-0Hr Measure at room temperature after cooling for Class II : 48 ± 4Hrs Solder the capacitor on P.C. board shown in Fig 2. before testing.		



No.	Ite	m		Specifi	cation	Test Condition
14	High Temperature	Appear- ance	No mech	anical dai	mage shall occur	Class II capacitors applied DC voltage (following table) is applied for one hour at maximum
	Load	Capacit-	Charac	cteristic	Cap. Change	operation temperature $\pm 3^{\circ}$ then shall be set for
	(Life Test)	ance	Class	X7R	Within ± 15%	48±4 hours at room temperature and the initial
			П			measurement shall be conducted.
		D.F.	Char.		maximum	Applied Voltage : 100%Rated Voltage
		Class II Insulation	X7R:5.0 50/CΩm			Test Time : 1000 +12/-0Hr
		Resistance	50/C 12 m			Current Applied : 50 mA Max.
		ricolotarioc				Measure at room temperature after cooling for Class II : 48 $\pm$ 4 Hours
15	Vibration	Appear-	No mech	anical dai	mage shall occur	Solder the capacitor on P.C. Board shown in
		ance	Chara	ataviatia	Can Change	Fig 2. before testing.
		Capacit- ance	Class	cteristic X7R	Cap. Change Within ± 7.5%	Vibrate the capacitor with amplitude of 1.5mm
		ance		<b>A</b> / N	WILLINIT ± 7.5%	P-P changing the frequencies from 10Hz to
		D.F.		, the spec	ified initial value	55Hz and back to 10Hz in about 1 min.
		Class II		,		
		Insulation	To satisfy	/ the spec	ified initial value	Repeat this for 2 hours each in 3perpendicular
		Resistance	-	•		directions.



# Fig.1 P.C. Board for Bending Strength Test






# 8. Packing

# 8.1 Bulk Packing

According to customer request.

# 8.2 Chip Capacitors Tape Packing



### 8.3 Material And Quantity

Tape	0201	0402	0603/	0805
Material	T≦0.39mm	T≦0.70mm	T≦1.00mm	T>1.00mm
Paper	15,000 pcs/Reel	10,000 pcs/Reel	4,000 pcs/Reel	NA
Plastic	NA	NA	NA	3,000 pcs/Reel

Tape		1206						
Material	$T \leq 1.00 mm$	$1.00$ mm $<$ T $\leq$ $1.25$ mm	T>1.25mm					
Paper	4,000 pcs/Reel	NA	NA					
Plastic	NA	3,000 pcs/Reel	2,000 pcs/Reel					

Tape		1808/1210	
Material	T≦1.25mm	$1.25$ mm $<$ T $\leq$ 2.40mm	T>2.40mm
Paper	NA	NA	NA
Plastic	3,000 pcs/Reel	1,000/2,000 pcs/Reel	500/1,000 pcs/Reel

Tape	1812/2211/2220		1825/2	1825/2225		
Material	T≦2.20mm	T>2.20mm	T≦2.20mm	T>2.20mm	T≦2.20mm	
Paper	NA	NA	NA	NA	NA	
Plastic	1,000 pcs/Reel	700 pcs/Reel	700 pcs/Reel	400 pcs/Reel	1,000 pcs/Reel	

NA : Not Available


**HHEC** 

# 8.4 Cover Tape Reel Off Force

8.4.1 Peel-Off Force


5 g·f  $\leq$  Peel-Off Force  $\leq$  70 g·f

8.4.2 Measure Method





8.5 Paper Tape




Unit:mm

TYPE	A	В	С	D	E
0201	0.37± 0.1	0.67± 0.1	4.00± 0.1	2.00± 0.05	2.00± 0.1
0402	0.61± 0.1	1.20± 0.1			
0603	1.10± 0.2	1.90± 0.2			4.00± 0.1
0805	1.50± 0.2	2.30± 0.2			
1206	1.90± 0.2	3.50± 0.2			
1210	2.90± 0.2	3.60± 0.2			

TYPE	F	G	Н	I	t
0201	1.75± 0.10	3.50± 0.05	8.0± 0.30	<i>φ</i> 1.50 +0.10/-0	1.10 max.
0402					
0603					
0805					
1206					
1210					

# 8.6 Plastic Tape



Unit:mm


Туре	А	В	С	D	E	F
0805	1.5±0.2	2.3±0.2	4.0± 0.1	$2.0\pm 0.05$	4.0± 0.1	1.75± 0.1
1206	1.9±0.2	3.5±0.2				
1210	2.9±0.2	3.6±0.2				
1808	2.5±0.2	4.9±0.2				
1812	3.6±0.2	4.9±0.2			8.0± 0.1	
1825	6.9±0.2	4.9±0.2				
2208	2.5±0.2	6.1±0.2				
2211	3.2±0.2	6.1±0.2				
2220	5.4±0.2	6.1±0.2				
2225	6.9±0.2	6.1±0.2				





Туре	G	Н	I	J	t	0
0805	3.5± 0.05	8.0± 0.3	<i>φ</i> 1.5+0.1/-0	3.0 max.	0.3 max.	1.0± 0.1
1206						
1210						
1808	5.5± 0.05	12.0 ± 0.3		4.0 max.		1.5± 0.1
1812						
1825						
2208						
2211						
2220						
2225						

# 8.7 Reel Dimensions



Unit:mm

Туре	A	В	С	D	E	W
0201	$\varphi$ 382 max	arphi 50 min	arphi 13± 0.5	$\varphi$ 21± 0.8	2.0±0.5	10± 0.15
0402						
0603						
0805						
1206						
1210						
1808	φ <b>178±2.0</b>	arphi 60±2.0				13±0.3
1812						
1825						
2208						
2211						
2220						
2225						





# **Precautionary Notes:**


### 1. Storage

Store the capacitors where the temperature and relative humidity don't exceed 40 °C and 70%RH. We recommend that the capacitors be used within 12 months from the date of manufacturing. Store the products in the original package and do not open the outer wrapped, polyethylene bag, till just before usage. If it is open, seal it as soon as possible or keep it in a desiccant with a desiccation agent.

# 2. Construction of Board Pattern

Improper circuit layout and pad/land size may cause excessive or not enough solder amount on the PC board. Not enough solder may create weak joint, and excessive solder may increase the potential of mechanical or thermal cracks on the ceramic capacitor. Therefore we recommend the land size to be as shown in the following table:


2.1 Size and recommend land dimensions for reflow soldering .



EIA Code	Chip (mm)			L	and (mm)		
EIA Coue	L	W	А	В	С	D	E
0201	0.60	0.30	0.2~0.3	0.2~0.4	0.2~0.4		
0402	1.00	0.50	0.3~0.5	0.3~0.5	0.4~0.6		
0603	1.60	0.80	0.4~0.6	0.6~0.7	0.6~0.8		
0805	2.00	1.25	0.7~0.9	0.6~0.8	0.8~1.1		
1206	3.20	1.60	2.2~2.4	0.8~0.9	1.0~1.4	1.0~2.0	3.2~3.7
1210	3.20	2.50	2.2~2.4	1.0~1.2	1.8~2.3	1.0~2.0	4.1~4.6
1808	4.60	2.00	2.8~3.4	1.8~2.0	1.5~1.8	1.0~2.8	3.6~4.1
1812	4.60	3.20	2.8~3.4	1.8~2.0	2.3~3.0	1.0~2.8	4.8~5.3
1825	4.60	6.35	2.8~3.4	1.8~2.0	5.1~5.8	1.0~4.0	7.1~8.3
2208	5.70	2.00	4.0~4.6	2.0~2.2	1.5~1.8	1.0~4.0	3.6~4.1
2211	5.70	2.80	4.0~4.6	2.0~2.2	2.0~2.6	1.0~4.0	4.4~4.9
2220	5.70	5.00	4.0~4.6	2.0~2.2	3.5~4.8	1.0~4.0	6.6~7.1
2225	5.70	6.35	4.0~4.6	2.0~2.2	5.1~5.8	1.0~4.0	7.1~8.3

2.2 Mechanical strength varies according to location of chip capacitors on the P.C. board. Design layout of components on the PC board such a way to minimize the stress imposed on the components, upon flexure of the boards in depanelization or other processes.

Component layout close to the edge of the board or the "depanelization line" is not recommended. Susceptibility to stress is in the order of: a>b>c and d>e








#### HVC-021-2005

# 2.3 Layout Recommendation


Example	Use of Common Solder Land	Solder With Chassis	Use of Common Solder Land With Other SMD
Need to Avoid	Lead Wire Chip Solder	Chassis $\downarrow$ Excessive Solder $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$ $\downarrow$	Solder Land
Recommendation	Lead Wire Chip Solder Resist	Solder Resist	

# 3. Mounting

3.1 Sometimes crack is caused by the impact load due to suction nozzle in pick and place operation. In pick and place operation, if the low dead point is too low, excessive stress is applied to component. This may cause cracks in the ceramic capacitor, therefore it is required to move low dead point of a suction nozzle to the higher level to minimize the board warp age and stress on the components. Nozzle pressure is typically adjusted to 1N to 3N (static load) during the pick and place operation.



3.2 Amount of Adhesive



Example : 0805 & 1206

a	0.2mm min.	
b	70 ~ 100 μm	
С	Do not touch the solder land	






# 4. Soldering

#### 4.1. Wave Soldering

Most of components are wave soldered with solder at Peak Temperature.. Adequate care must be taken to prevent the potential of thermal cracks on the ceramic capacitors. Refer to the soldering methods below for optimum soldering benefits.

# **Recommend flow soldering temperature Profile**



Soldering Method	Peak Temp.( $^{\circ}$ C) / Duration (sec)
1206/0805/0603	∆ T ≤ 100~150°C max.
Pb-Sn Solder	250°C (max.) / 3sec(max.)
Lead Free Solder	260°C (max.) / 5sec(max.)

Recommended solder compositions

Sn-37Pb (Pb - Sn Solder)

Sn-3.0Ag-0.5Cu (Lead Free Solder)

To optimize the result of soldering, proper preheating is essential:

- 1) Preheat temperature is too low
  - a. Flux flows to easily
  - b. Possibility of thermal cracks
- 2) Preheat temperature is too high
  - a. Flux deteriorates even when oxide film is removed
  - b. Causes warping of circuit board
  - c. Loss of reliability in chip and other components


**Cooling Condition:** 

Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference ( $\Delta$ T) between the solvent and the chips must be less than 100 °C.

### 4.2 Reflow Soldering

Preheat and gradual increase in temperature to the reflow temperature is recommended to decrease the potential of thermal crack on the components. The recommended heating rate depends on the size of component, however it should not exceed 3 °C/Sec.

### Recommend reflow profile for Lead-Free soldering temperature Profile (J-STD-020D)



### **※** The cycles of soldering : Twice (max.)


Soldering Method	Change in Temp.( °C)
1206 and Under	$\Delta$ T $\leq$ 190 °C
1210 and Over	$\Delta$ T $\leq$ 130 $^{\circ}$ C





# 4.3 Hand Soldering

Sudden temperature change in components, results in a temperature gradient recommended in the following table, and therefore may cause internal thermal cracks in the components. In general a hand soldering method is not recommended unless proper preheating and handling practices have been taken. Care must also be taken not to touch the ceramic body of the capacitor with the tip of solder Iron.



Soldering Method	Change in Temp.( °C)
1206 and Under	$\Delta T \leq 150 \ ^{\circ}C$
1210 and Over	$\Delta$ T $\leq$ 130 $^{\circ}$ C

# How to Solder Repair by Solder Iron


- 1) Selection of the soldering iron tip
  - The required temperature of solder iron for any type of repair depends on the type of the tip, the substrate material, and the solder land size.
- 2) recommended solder iron condition
  - a.) Preheating Condition : Board and components should be preheated sufficiently at 150 ℃ or over, and soldering should be conducted with soldering iron as boards and components are maintained at sufficient temperatures.
  - b.) Soldering iron power shall not exceed 30 W.
  - c.) Soldering iron tip diameter shall not exceed 3mm.
  - d.) Temperature of iron tip shall not exceed 350 °C., and the process should be finished within 5 seconds. (refer to MIL-STD-202G)
  - f.) Do not touch the ceramic body with the tip of solder iron. Direct contact of the soldering iron tip to ceramic body may cause thermal cracks.
  - g.) After soldering operation, let the products cool down gradually in the room temperature.


### 5. Handling after chip mounted

5.1 Proper handling is recommended, since excessive bending and twist of the board, depends on the orientation of the chip on the board, may induce mechanical stress and cause internal crack in the capacitor.

#### Higher potential of crack

### Lower potential of crack





5.2 There is a potential of crack if board is warped due to excessive load by check pin







IHHEC is a trademark of Holy Stone Enterprise Co., Ltd



- 5.3 Mechanical stress due to warping and torsion.
  - (a) Crack occurrence ratio will be increased by manual separation.
  - (b) Crack occurrence ratio will be increased by tensile force , rather than compressive force.












# Capacitor Stress Analysis






# 6. Handling of Loose Chip Capacitor

6.1 If dropped the chip capacitor may crack.



6.2 In piling and stacking of the P.C. boards after mounting for storage or handling, the corner of the P.C. board may hit the chip capacitor mounted on another board to cause crack.



# 7. Safekeeping condition and period

For safekeeping of the products, we recommend to keep the storage temperature between +5 to +40  $^{\circ}$ C and under humidity of 20 to 70% RH. The shelf life of capacitors is 12 months.

