


GD25LQ32D

# GD25LQ32D

# DATASHEET



# Contents

1.	FE/	ATURES	4
2.	GEI	NERAL DESCRIPTION	5
3.	ME	MORY ORGANIZATION	7
4.		VICE OPERATION	
5.		TA PROTECTION	
6.	STA	ATUS REGISTER	11
7.	CO	MMANDS DESCRIPTION	13
7	.1.	WRITE ENABLE (WREN) (06H)	
7.	.2.	WRITE DISABLE (WRDI) (04H)	
7	.3.	WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H)	
	.4.	READ STATUS REGISTER (RDSR) (05H OR 35H OR 15H)	
	.5.	WRITE STATUS REGISTER (WRSR) (01H)	
7	.6.	READ DATA BYTES (READ) (03H)	
7	.7.	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	
7	.8.	FAST READ (OBH) IN QPI MODE	
7.	.9.	DUAL OUTPUT FAST READ (3BH)	
	.10.	QUAD OUTPUT FAST READ (6BH)	
7	.11.	DUAL I/O FAST READ (BBH)	
7	.12.	Quad I/O Fast Read (EBH)	
7	.13.	Quad I/O Word Fast Read (E7H)	
7.	.14.	SET BURST WITH WRAP (77H)	
7.	.15.	PAGE PROGRAM (PP) (02H)	
7	.16.	Quad Page Program (32H)	
7	.17.	SECTOR ERASE (SE) (20H)	
7.	.18.	32KB BLOCK ERASE (BE) (52H)	
7.	.19.	64KB BLOCK ERASE (BE) (D8H)	
7.	.20.	CHIP ERASE (CE) (60/C7H)	
7.	.21.	DEEP POWER-DOWN (DP) (B9H)	
7.	.22.	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	
7.	.23.	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	40
7	.24.	Read Manufacture ID/ Device ID Dual I/O (92H)	41
7	.25.	Read Manufacture ID/ Device ID Quad I/O (94H)	42
7.	.26.	READ IDENTIFICATION (RDID) (9FH)	43
7.	.27.	PROGRAM/ERASE SUSPEND (PES) (75H)	44
7.	.28.	Program/Erase Resume (PER) (7AH)	45
7.	.29.	READ UNIQUE ID (4BH)	46
7	.30.	Erase Security Registers (44H)	46
7	.31.	Program Security Registers (42H)	47



# GD25LQ32D

7.32.	. Read Security Registers (48H)	
7.33.	. Set Read Parameters (COH)	49
7.34.	. Burst Read with Wrap (OCH)	50
7.35.	ENABLE QPI (38H)	
7.36.	DISABLE QPI (FFH)	51
7.37.	. ENABLE RESET (66H) AND RESET (99H)	52
8. LE	ECTRICAL CHARACTERISTICS	53
8.1.	Power-On Timing	53
8.2.	INITIAL DELIVERY STATE	53
8.3.	Absolute Maximum Ratings	53
8.4.	CAPACITANCE MEASUREMENT CONDITIONS	54
8.5.	DC CHARACTERISTICS	55
8.6.	AC CHARACTERISTICS	
9. OF	RDERING INFORMATION	62
9.1.	Valid Part Numbers	63
10.	PACKAGE INFORMATION	65
10.1.	PACKAGE SOP8 208MIL	
10.2.	PACKAGE VSOP8 208MIL	
10.3.	. Раскаде USON8 (3*4мм)	67
10.4.	. Раскаде USON8 (4*4мм, тніскness 0.45мм)	67
10.5.	. Раскаде WSON8 (6*5мм)	69
10.6.	PACKAGE WLCSP	
11.	REVISION HISTORY	71


# **GigaDevice** 1.8V Uniform Sector **Dual and Quad Serial Flash**

# GD25LQ32D

# 1. FEATURES

- 32M-bit Serial Flash
  - 4096K-Byte
  - 256 Bytes per programmable page
- Standard, Dual, Quad SPI, QPI
  - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
  - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
  - QPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
  - 120MHz for fast read with 30PF load
  - Dual I/O Data transfer up to 240Mbits/s
  - Quad I/O Data transfer up to 480Mbits/s
  - QPI Mode Data transfer up to 480Mbits/s
- +Allows XIP (execute in place) Operation
  - Continuous Read With 8/16/32/64-byte Wrap
- Software/Hardware Write Protection
  - Write protect all/portion of memory via software
  - Enable/Disable protection with WP# Pin
  - Top/Bottom Block protection


- Fast Program/Erase Speed
  - Page Program time: 0.7ms typical
  - Sector Erase time: 90ms typical
  - Block Erase time: 0.3/0.45s typical
  - Chip Erase time: 20s typical
- Flexible Architecture
  - Uniform Sector of 4K-Byte
  - Uniform Block of 32/64K-Byte
  - Erase/Program Suspend/Resume
- Low Power Consumption
  - 35uA typical stand-by current
  - 1µA typical power down current
- · Advanced security Features
  - 128-bit Unique ID for each device
  - 3x1024-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
  - Full voltage range: 1.65~2.0V
- Minimum 100,000 Program/Erase Cycles
- Data Retention
  - 20-year data retention typical




# 2. GENERAL DESCRIPTION

The GD25LQ32D (32M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI and QPI mode: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

## **CONNECTION DIAGRAM**





WLCSP

### **PIN DESCRIPTION**


Pin Name	Ball Name	I/O	Description
CS#	A3	I	Chip Select Input
SO (IO1)	B3	I/O	Data Output (Data Input Output 1)
WP# (IO2)	C3	I/O	Write Protect Input (Data Input Output 2)
VSS	D3		Ground
SI (IO0)	D2	I/O	Data Input (Data Input Output 0)
SCLK	C2	I	Serial Clock Input
HOLD# (IO3)	B2	I/O	Hold Input (Data Input Output 3)
VCC	A2		Power Supply

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.



1.8V Uniform Sector

**BLOCK DIAGRAM** 





# 3. MEMORY ORGANIZATION

## GD25LQ32D

Each device has	Each block has	Each sector has	Each page has	
4M	64/32K	4K	256	bytes
16K	256/128	16	-	pages
1024	16/8	-	-	sectors
64/128	-	-	-	blocks

## UNIFORM BLOCK SECTOR ARCHITECTURE GD25LQ32D 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	1023	3FF000H	3FFFFFH
63			
	1008	3F0000H	3F0FFFH
	1007	3EF000H	3EFFFFH
62			
	992	3E0000H	3E0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH



## 4. DEVICE OPERATION

#### **SPI Mode**

#### Standard SPI

The GD25LQ32D features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

#### Dual SPI

The GD25LQ32D supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1. **Quad SPI** 

The GD25LQ32D supports Quad SPI operation when using the "Quad Output Fast Read"," Quad I/O Fast Read", "Quad I/O Fast Read", "Quad I/O Word Fast Read", "Quad Page Program" (6BH, EBH, E7H, 32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.


#### QPI

The GD25LQ32D supports Quad Peripheral Interface (QPI) operations only when the device is switched from Standard/Dual/Quad SPI mode to QPI mode using the "Enable the QPI (38H)" command. The QPI mode utilizes all four IO pins to input the command code. Standard/Dual/Quad SPI mode and QPI mode are exclusive. Only one mode can be active at any given times. "Enable the QPI (38H)" and "Disable the QPI (FFH)" commands are used to switch between these two modes. Upon power-up and after software reset using ""Reset (99H)" command, the default state of the device is Standard/Dual/Quad SPI mode. The QPI mode requires the non-volatile Quad Enable bit (QE) in Status Register to be set. **Hold** 


The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not start until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.



#### Figure1. Hold Condition



# 5. DATA PROTECTION

The GD25LQ32D provide the following data protection methods:

Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will
return to reset by the following situation:

-Power-Up

-Write Disable (WRDI)

-Write Status Register (WRSR)

-Page Program (PP)

-Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)

-Software reset (66H+99H)

-Erase Security Registers / Program Security Registers

- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- Hardware Protection Mode: WP# goes low to protect the writable bit of Status Register.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and reset command (66H+99H).

:	Status R	egister	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
Х	Х	0	0	0	NONE	NONE NONE		NONE			
0	0	0	0	1	63	3F0000H-3FFFFFH	64KB	Upper 1/64			
0	0	0	1	0	62 to 63	3E0000H-3FFFFFH	128KB	Upper 1/32			
0	0	0	1	1	60 to 63	3C0000H-3FFFFFH	256KB	Upper 1/16			
0	0	1	0	0	56 to 63	380000H-3FFFFFH	512KB	Upper 1/8			
0	0	1	0	1	48 to 63	300000H-3FFFFFH	1MB	Upper 1/4			
0	0	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2			
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/64			
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/32			
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/16			
0	1	1	0	0	0 to 7	000000H-07FFFFH	512KB	Lower 1/8			
0	1	1	0	1	0 to 15	000000H-0FFFFH	1MB	Lower 1/4			
0	1	1	1	0	0 to 31	000000H-1FFFFH	2MB	Lower 1/2			
Х	Х	1	1	1	0 to 63	000000H-3FFFFFH	4MB	ALL			
1	0	0	0	1	63	3FF000H-3FFFFFH	4KB	Top Block			
1	0	0	1	0	63	3FE000H-3FFFFFH	8KB	Top Block			
1	0	0	1	1	63	3FC000H-3FFFFFH	16KB	Top Block			
1	0	1	0	Х	63	3F8000H-3FFFFFH	32KB	Top Block			
1	0	1	1	0	63	3F8000H-3FFFFFH	32KB	Top Block			
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block			
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block			
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block			

Table1. GD25LQ32D Protected area size (CMP=0)

GD25LQ32D

1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block
1	1	1	1	0	0	000000H-007FFFH	32KB	Bottom Block

#### Table1a. GD25LQ32D Protected area size (CMP=1)

:	Status R	egister	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
Х	Х	0	0	0	ALL	000000H-3FFFFFH	4MB	ALL			
0	0	0	0	1	0 to 62	000000H-3EFFFFH	4032KB	Lower 63/64			
0	0	0	1	0	0 to 61	000000H-3DFFFFH	3968KB	Lower 31/32			
0	0	0	1	1	0 to 59	000000H-3BFFFFH	3840KB	Lower 15/16			
0	0	1	0	0	0 to 55	000000H-37FFFFH	3584KB	Lower 7/8			
0	0	1	0	1	0 to 47	000000H-2FFFFFH	3MB	Lower 3/4			
0	0	1	1	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/2			
0	1	0	0	1	1 to 63	010000H-3FFFFFH	4032KB	Upper 63/64			
0	1	0	1	0	2 to 63	020000H-3FFFFFH	3968KB	Upper 31/32			
0	1	0	1	1	4 to 63	040000H-3FFFFFH	3840KB	Upper 15/16			
0	1	1	0	0	8 to 63	080000H-3FFFFFH	3584KB	Upper 7/8			
0	1	1	0	1	16 to 63	100000H-3FFFFFH	3MB	Upper 3/4			
0	1	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2			
Х	Х	1	1	1	NONE	NONE	NONE	NONE			
1	0	0	0	1	0 to 63	000000H-3FEFFFH	4092KB	L-1023/1024			
1	0	0	1	0	0 to 63	000000H-3FDFFFH	4088KB	L-511/512			
1	0	0	1	1	0 to 63	000000H-3FBFFFH	4080KB	L-255/256			
1	0	1	0	Х	0 to 63	000000H-3F7FFFH	4064KB	L-127/128			
1	0	1	1	0	0 to 63	000000H-3F7FFFH	4064KB	L-127/128			
1	1	0	0	1	0 to 63	001000H-3FFFFFH	4092KB	U-1023/1024			
1	1	0	1	0	0 to 63	002000H-3FFFFFH	4088KB	U-511/512			
1	1	0	1	1	0 to 63	004000H-3FFFFFH	4080KB	U-255/256			
1	1	1	0	Х	0 to 63	008000H-3FFFFFH	4064KB	U-127/128			
1	1	1	1	0	0 to 63	008000H-3FFFFFH	4064KB	U-127/128			

# 6. STATUS REGISTER

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S7	S6	S5	S4	S3	S2	S1	S0
0/	00	00	04	00	02	01	00

The status and control bits of the Status Register are as follows: **WIP bit.** 

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

#### WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

#### BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

### SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description
0	0	х	Software Protected	The Status Register can be written to after a Write Enable
0	U	Λ	Software Trotected	command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written to.
0	1	1	Hardwara Lipprotected	WP#=1, the Status Register is unlocked and can be written to
0	I	I	Hardware Unprotected	after a Write Enable command, WEL=1.
1	0	х	Power Supply Lock-Down <sup>(1)(2)</sup>	Status Register is protected and cannot be written to again
1	0	~		until the next Power-Down, Power-Up cycle.
1	1	х	One Time Program <sup>(2)</sup>	Status Register is permanently protected and cannot be
	I	X		written to.

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2. This feature is available on special order. Please contact GigaDevice for details.



#### QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground.)

#### LB3, LB2, LB1 bits.

The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

#### CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

#### SUS1, SUS2 bits

The SUS1 and SUS2 bits are read only bits in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1,and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bits are cleared to 0 by Program/Erase Resume (7AH) command, software reset (66H+99H) command as well as a power-down, power-up cycle.

# 7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytos
		byle Z	Буге 5	Byle 4	Буце 5	Буге б	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							-
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(1)</sup>	(continuous)
Dual I/O Fast Read	BBH	A23-A8 <sup>(2)</sup>	A7-A0 M7-M0 <sup>(2)</sup>	(D7-D0) <sup>(1)</sup>			(continuous)
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) <sup>(3)</sup>	(continuous)
Quad I/O Fast Read	EBH	A23-A0 M7-M0 <sup>(4)</sup>	dummy <sup>(5)</sup>	(D7-D0) <sup>(3)</sup>			(continuous)
Quad I/O Word Fast Read <sup>(7)</sup>	E7H	A23-A0 M7-M0 <sup>(4)</sup>	dummy <sup>(6)</sup>	(D7-D0) <sup>(3)</sup>			(continuous)
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable QPI	38H						
Enable Reset	66H						
Reset	99H						
Set Burst with Wrap	77H	W6-W4					

Table2. Commands (Standard/Dual/Quad SPI)



GD25LQ32D

Program/Erase Suspend	75H						
Program/Erase Resume	7AH						
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)
Release From Deep Power-Down	ABH						
Deep Power-Down	B9H						
Manufacturer/ Device ID	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M[7:0]	(M7-M0) (ID7-ID0)			(continuous)
Manufacturer/ Device ID by Quad I/O	94H	A23-A0, M[7:0]	dummy	(M7-M0) (ID7-ID0)			(continuous)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Read Unique ID	4BH	00H	00H	00H	dummy	(UID7-UID0)	(continuous)
Erase Security Registers <sup>(8)</sup>	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers <sup>(8)</sup>	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Read Security Registers <sup>(8)</sup>	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	

### Table2a. Commands (QPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Clock Number	(0,1)	(2,3)	(4,5)	(6,7)	(8,9)	(10,11)	(12,13)
Write Enable	06H						
Volatile SR Write Enable	50H						
Write Disable	04H						
Read Status Register	05H	(S7-S0)					
Read Status Register-1	35H	(S15-S8)					
Read Status Register-2	15H	(S1-S0)					
Write Status Register	01H	S7-S0	S15-S8				
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Program/Erase Suspend	75H						
Program/Erase Resume	7AH						
Deep Power-Down	B9H						
Set Read Parameters	COH	P7-P0					
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)
Burst Read with Wrap	0CH	A23-A16	A15-A8	A7-A0	dummy	dummy	(D7-D0)
Quad I/O Fast Read	EBH	A23-A16	A15-A8	A7-A0	M7-M0	dummy	(D7-D0)
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(ID7-ID0)		
Manufacturer/ Device ID	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	



# 1.8V Uniform Sector

**GigoDevice Dual and Quad Serial Flash** 

GD25LQ32D

Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)		
Disable QPI	FFH					
Enable Reset	66H					
Reset	99H					

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

- 2. Dual Input Address
  - IO0 = A22, A20, A18, A16, A14, A12, A10, A8A6, A4, A2, A0, M6, M4, M2, M0IO1 = A23, A21, A19, A17, A15, A13, A11, A9A7, A5, A3, A1, M7, M5, M3, M1
- 3. Quad Output Data
  - IO0 = (D4, D0, .....) IO1 = (D5, D1, .....)
  - 01 = (D0, D1, .....)
  - IO2 = (D6, D2, ....)
  - IO3 = (D7, D3,....)

4. Quad Input Address

- IO0 = A20, A16, A12, A8, A4, A0, M4, M0
- IO1 = A21, A17, A13, A9, A5, A1, M5, M1
- IO2 = A22, A18, A14, A10, A6, A2, M6, M2
- IO3 = A23, A19, A15, A11, A7, A3, M7, M3

#### 5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...) IO1 = (x, x, x, x, D5, D1,...) IO2 = (x, x, x, x, D6, D2,...) IO3 = (x, x, x, x, D7, D3,...)

6. Fast Word Read Quad I/O Data

```
IO0 = (x, x, D4, D0,...)
IO1 = (x, x, D5, D1,...)
```

- IO2 = (x, x, D6, D2,...)
- IO3 = (x, x, D7, D3,...)

7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.

8. Security Registers Address:

Security Register1: A23-A16=00H, A15-A10=000100b, A9-A0=Byte Address; Security Register2: A23-A16=00H, A15-A10=001000b, A9-A0=Byte Address; Security Register3: A23-A16=00H, A15-A10=001100b, A9-A0=Byte Address.

9. QPI Command, Address, Data input/output format:

CLK #0 1	2 3	4 5	6 7	89	10 11
IO0= C4, C0,	A20, A16,	A12, A8,	A4, A0,	D4, D0,	D4, D0,
IO1= C5, C1,	A21, A17,	A13, A9,	A5, A1,	D5, D1,	D5, D1
IO2= C6, C2,	A22, A18,	A14, A10,	A6, A2,	D6, D2,	D6, D2
IO3= C7, C3,	A23, A19,	A15, A11,	A7, A3,	D7, D3,	D7, D3



## Table of ID Definitions:


GD25LQ32D

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	16
90H	C8		15
ABH			15

# **GigaDevice** 1.8V Uniform Sector **Dual and Quad Serial Flash**


# 7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low  $\rightarrow$  sending the Write Enable command  $\rightarrow$  CS# goes high.



#### Figure2. Write Enable Sequence Diagram


Figure2a. Write Enable Sequence Diagram (QPI)



# **GigaDevice** 1.8V Uniform Sector **Dual and Quad Serial Flash**


# 7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low  $\rightarrow$ Sending the Write Disable command  $\rightarrow$ CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.




#### Figure3. Write Disable Sequence Diagram

Figure3a. Write Disable Sequence Diagram (QPI)




## 7.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command, must be issued prior to a Write Status Register command, and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.



#### Figure4. Write Enable for Volatile Status Register Sequence Diagram


#### Figure4a. Write Enable for Volatile Status Register Sequence Diagram (QPI)



# 7.4. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H" / "35H", the SO will output Status Register bits S7~S0 / S15-S8. The command code "15H" only supports the QPI mode, the I/O0 will output Status Register S1-S0. (For 120MHz Frequency, the 15H will better than 05H to check the WIP bit)











Figure5b. Read Status Register Sequence Diagram (QPI) (15H)




# 1.8V Uniform SectorGigaDevice Dual and Quad Serial Flash7.5. Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).


The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE bits will be cleared to 0 in SPI mode, while only CMP will be cleared to 0 in QPI mode. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.










# I.8V Uniform SectorGigoDeviceDual and Quad Serial Flash7.6.Read Data Bytes (READ) (03H)


# The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, and each bit is shifted out, at a Max frequency $f_R$ , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

### Figure7. Read Data Bytes Sequence Diagram



# 7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f<sub>C</sub>, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.






# **GigaDevice** 1.8V Uniform Sector

## 7.8. Fast Read (0BH) in QPI mode

The Fast Read command is also supported in QPI mode. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8.



### Figure8a. Read Data Bytes at Higher Speed Sequence Diagram (QPI)

## 7.9. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.





Figure9. Dual Output Fast Read Sequence Diagram

#### 7.10. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.




#### Figure10. Quad Output Fast Read Sequence Diagram


#### 7.11. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

### Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 11a. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.









Figure11a. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



# **GigaDevice** 1.8V Uniform Sector **GigaDevice** Dual and Quad Serial Flash

# 7.12. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 12. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

### Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure12a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure12. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure12a. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))




### Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.


The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

### Quad I/O Fast Read (EBH) in QPI mode

The Quad I/O Fast Read command is also supported in QPI mode. See Figure12b. In QPI mode, the number of dummy clocks is configured by the "Set Read Parameters (C0H)" command to accommodate a wide range application with different needs for either maximum Fast Read frequency or minimum data access latency. Depending on the Read Parameter Bits P[5:4] setting, the number of dummy clocks can be configured as either 4/6/8. In QPI mode, the "Continuous Read Mode" bits M7-M0 are also considered as dummy clocks. "Continuous Read Mode" feature is also available in QPI mode for Quad I/O Fast Read command. "Wrap Around" feature is not available in QPI mode, a dedicated "Burst Read with Wrap" (0CH) command must be used.







# The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must be equal 0 and there are only 2-dummy clocks. The command sequence is shown in followed

address bit (A0) must be equal 0 and there are only 2-dummy clocks. The command sequence is shown in followed Figure13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

### Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 13a. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure13. Quad I/O Word Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure13a. Quad I/O Word Fast Read Sequence Diagram (M5-4= (1, 0))



### Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

## 7.14. Set Burst with Wrap (77H)


The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page.

The Set Burst with Wrap command sequence: CS# goes low  $\rightarrow$  Send Set Burst with Wrap command  $\rightarrow$  Send 24 dummy bits  $\rightarrow$  Send 8 bits "Wrap bits"  $\rightarrow$  CS# goes high.

W6,W5	<b>W</b> 4	l=0	W4=1 (default)		
	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
0, 0	Yes	8-byte	No	N/A	
0, 1	Yes	16-byte	No	N/A	
1, 0	Yes	32-byte	No	N/A	
1, 1	Yes	64-byte	No	N/A	

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1. In QPI mode, the "Burst Read with Wrap (0CH)" command should be used to perform the Read Operation with "Wrap Around" feature. The Wrap Length set by W5-W6 in Standard SPI mode is still valid in QPI mode and can also be re-configured by "Set Read Parameters (C0H) command.






#### 7.15. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.


The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low  $\rightarrow$  sending Page Program command  $\rightarrow$  3-byte address on SI  $\rightarrow$  at least 1 byte data on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure 15. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.


As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.



#### Figure15. Page Program Sequence Diagram





## 7.16. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.


The command sequence is shown in Figure16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t<sub>PP</sub>) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.



GD25LQ32D




# 1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash 7.17 Sector Erase (SE) (20H)


# 7.17. Sector Erase (SE) (20H)

The Sector Erase (SE) command is erased the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low  $\rightarrow$  sending Sector Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure17. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t<sub>SE</sub>) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.



#### Figure17. Sector Erase Sequence Diagram



# 1.8V Uniform SectorGigoDevice Dual and Quad Serial Flash7.18.32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low  $\rightarrow$  sending 32KB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t<sub>SE</sub>) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.




Figure18a. 32KB Block Erase Sequence Diagram (QPI) CS# 0 SCLK Command 52H A12-8 A23-16 12  $IO_0$ 9 5  $IO_1$ 6 IO<sub>2</sub> IO<sub>3</sub>

Figure18. 32KB Block Erase Sequence Diagram

# 1.8V Uniform SectorGigoDeviceDual and Quad Serial Flash7.19.64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is erased the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low  $\rightarrow$  sending 64KB Block Erase command  $\rightarrow$  3-byte address on SI  $\rightarrow$  CS# goes high. The command sequence is shown in Figure19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t<sub>SE</sub>) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.





Figure19. 64KB Block Erase Sequence Diagram





# **GigaDevice Dual and Quad Serial Flash**

# 7.20. Chip Erase (CE) (60/C7H)


The Chip Erase (CE) command is erased the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low  $\rightarrow$  sending Chip Erase command  $\rightarrow$  CS# goes high. The command sequence is shown in Figure20. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t<sub>CE</sub>) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.





#### Figure20a. Chip Erase Sequence Diagram (QPI)



# I.8V Uniform Sector GigdDevice Dual and Quad Serial Flash 7.21 Deep Power-Down (DP) (B9H)

#### 7.21. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from deep power down mode , also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low  $\rightarrow$  sending Deep Power-Down command  $\rightarrow$  CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t<sub>DP</sub> before the supply current is reduced to I<sub>CC2</sub> and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.







Figure21a. Deep Power-Down Sequence Diagram (QPI)



# 1.8V Uniform Sector

#### GigoDevice Dual and Quad Serial Flash


#### 7.22. Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure22. Release from Power-Down will take the time duration of t<sub>RES1</sub> (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t<sub>RES1</sub> time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure23. The Device ID value for the GD25LQ32D is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure23, except that after CS# is driven high it must remain high for a time duration of t<sub>RES2</sub> (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.








Figure22a. Release Power-Down Sequence Diagram (QPI)



#### GD25LQ32D

Figure23. Release Power-Down/Read Device ID Sequence Diagram






Figure23a. Release Power-Down/Read Device ID Sequence Diagram (QPI)

#### 7.23. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 24. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure24. Read Manufacture ID/ Device ID Sequence Diagram

Figure24a. Read Manufacture ID/ Device ID Sequence Diagram (QPI)



#### 7.24. Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure 25. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

#### 7.25. Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





## **1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash 7.26. Read Identification (RDID) (9FH)**

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure27. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





Figure27. Read Identification ID Sequence Diagram

Figure27a. Read Identification ID Sequence Diagram (QPI)



# 1.8V Uniform SectorGigoDeviceDual and Quad Serial Flash7.27.Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H, 32H) are not allowed during Program suspend. The Write Status Register command (01H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

# The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 28.





Figure 28. Program/Erase Suspend Sequence Diagram

Figure28a. Program/Erase Suspend Sequence Diagram (QPI)




### **1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash 7.28. Program/Erase Resume (PER) (7AH)**

SI


SO


# The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure29.



7AH

#### Figure29. Program/Erase Resume Sequence Diagram







Resume Erase/Program

#### 7.29. Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low  $\rightarrow$  sending Read Unique ID command  $\rightarrow$  3-Byte Address (000000H)  $\rightarrow$ Dummy Byte $\rightarrow$ 128bit Unique ID Out  $\rightarrow$ CS# goes high.





#### 7.30. Erase Security Registers (44H)

The GD25LQ32D provides three 1024-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low  $\rightarrow$  sending Erase Security Registers command  $\rightarrow$  3-byte address on SI  $\rightarrow$ CS# goes high. The command sequence is shown in Figure31. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is t<sub>SE</sub>) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Don't care
Security Register #2	00H	0010	0 0	Don't care
Security Register #3	00H	0011	0 0	Don't care





Figure 31. Erase Security Registers command Sequence Diagram




#### 7.31. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address




#### Figure 32. Program Security Registers command Sequence Diagram

# I.8V Uniform SectorGigoDeviceDual and Quad Serial Flash7.32.Read Security Registers (48H)

# The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f<sub>C</sub>, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A9-A0 address reaches the last byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address



#### Figure33. Read Security Registers command Sequence Diagram




#### 7.33. Set Read Parameters (C0H)

In QPI mode the "Set Read Parameters (C0H)" command can be used to configure the number of dummy clocks for "Fast Read (0BH)", "Quad I/O Fast Read (EBH)" and "Burst Read with Wrap (0CH)" command, and to configure the number of bytes of "Wrap Length" for the "Burst Read with Wrap (0CH)" command. The "Wrap Length" is set by W5-6 bit in the "Set Burst with Wrap (77H)" command. This setting will remain unchanged when the device is switched from Standard SPI mode to QPI mode.


		Maximum	Read Freq.		
P5-P4	Dummy Clocks	-40℃~85℃	-40℃~105℃ -40℃~125℃	P1-P0	Wrap Length
0.0	4	80MHz	60MHz	0 0	8-byte
0 1	4	80MHz	60MHz	0 1	16-byte
1 0	6	108MHz	70MHz	10	32-byte
11	8	120MHz	80MHz	11	64-byte





# **1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash 7.34. Burst Read with Wrap (0CH)**


# The "Burst Read with Wrap (0CH)" command provides an alternative way to perform the read operation with "Wrap Around" in QPI mode. This command is similar to the "Fast Read (0BH)" command in QPI mode, except the addressing of the read operation will "Wrap Around" to the beginning boundary of the "Wrap Around" once the ending boundary is reached. The "Wrap Length" and the number of dummy clocks can be configured by the "Set Read Parameters (C0H)" command.



#### Figure35. Burst Read with Wrap command Sequence Diagram

#### 7.35. Enable QPI (38H)


The device support both Standard/Dual/Quad SPI and QPI mode. The "Enable QPI (38H)" command can switch the device from SPI mode to QPI mode. See the command Table 2a for all support QPI commands. In order to switch the device to QPI mode, the Quad Enable (QE) bit in Status Register-1 must be set to 1 first, and "Enable QPI (38H)" command must be issued. If the QE bit is 0, the "Enable QPI (38H)" command will be ignored and the device will remain in SPI mode. When the device is switched from SPI mode to QPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.






#### 7.36. Disable QPI (FFH)

To exit the QPI mode and return to Standard/Dual/Quad SPI mode, the "Disable QPI (FFH)" command must be issued. When the device is switched from QPI mode to SPI mode, the existing Write Enable Latch and Program/Erase Suspend status, and the Wrap Length setting will remain unchanged.








### **1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash 7.37. Enable Reset (66H) and Reset (99H)**


# If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).


The "Enable Reset (66H)" and the "Reset (99H)" commands can be issued in either SPI or QPI mode. The "Reset (99H)" and the "Reset (99H)" command sequence is as followed: CS# goes low  $\rightarrow$  Sending Enable Reset command  $\rightarrow$  CS# goes high  $\rightarrow$  CS# goes low  $\rightarrow$  Sending Reset command  $\rightarrow$  CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t<sub>RST</sub> =30µs / t<sub>RST\_E</sub> =12ms to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.












#### 8. LECTRICAL CHARACTERISTICS

#### 8.1. Power-On Timing



#### Table3. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage	1	1.4	V

#### 8.2. Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

#### 8.3. Absolute Maximum Ratings

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	
	-40 to 105	°C
	-40 to 125	
Storage Temperature	-65 to 150	°C
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 2.5	V






Figure41. Input Test Waveform and Measurement Level






#### 8.4. Capacitance Measurement Conditions

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance			6	рF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pause Voltage	0.1VCC to 0.8VCC		8VCC	V	
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage		0.5VCC		V	

#### Figure42. Input Test Waveform and Measurement Level





#### 8.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
L	Input Leakage Current				±2	μA
Ilo	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		35	50	μA
		VIN=VCC or VSS				
Icc2	Deep Power-Down Current	CS#=VCC,		1	8	μA
		V <sub>IN</sub> =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	
		at 120MHz,			20	mA
les.	Operating Current (Deed)	Q=Open(*1,*2,*4 I/O)				
Іссз	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		13	18	mA
		at 80MHz,		13	10	mA
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC			20	mA
I <sub>CC5</sub>	Operating Current (WRSR)	CS#=VCC			20	mA
Icc6	Operating Current (SE)	CS#=VCC			20	mA
Icc7	Operating Current (BE)	CS#=VCC			20	mA
VIL	Input Low Voltage				0.2VCC	V
Vih	Input High Voltage		0.7VCC			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> =100μA			0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-100µА	VCC-0.2			V

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .



(T= -40°C~105°C, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
L	Input Leakage Current				±2	μA
Ilo	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		35	70	μA
		VIN=VCC or VSS				
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC,		1	20	μA
		VIN=VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	mA
		at 80MHz,		15	20	mA
l	Operating Current (Read)	Q=Open(*1,*2,*4 I/O)				
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		13	18	mA
		at 60MHz,		13	10	mA
		Q=Open(*1,*2,*4 I/O)				
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current (WRSR)	CS#=VCC			25	mA
Icc6	Operating Current (SE)	CS#=VCC			25	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC			25	mA
VIL	Input Low Voltage				0.2VCC	V
VIH	Input High Voltage		0.7VCC			V
Vol	Output Low Voltage	I <sub>OL</sub> =100μΑ			0.2	V
Vон	Output High Voltage	І <sub>ОН</sub> =-100µА	VCC-0.2			V

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .

(T= -40°C~125°C, VCC=1.65~2.0V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
L	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		35	90	μA
		VIN=VCC or VSS				
I <sub>CC2</sub>	Deep Power-Down Current	CS#=VCC,		1	35	μA
		VIN=VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		4 5	20	
		at 80MHz,		15	20	mA
	One section Comment (Deed)	Q=Open(*1,*2,*4 I/O)				
I <sub>CC3</sub>	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		40	10	
		at 60MHz,		13	18	mA
		Q=Open(*1,*2,*4 I/O)				
I <sub>CC4</sub>	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current (WRSR)	CS#=VCC			25	mA
Icc6	Operating Current (SE)	CS#=VCC			25	mA
I <sub>CC7</sub>	Operating Current (BE)	CS#=VCC			25	mA
VIL	Input Low Voltage				0.2VCC	V
VIH	Input High Voltage		0.8VCC			V
Vol	Output Low Voltage	I <sub>OL</sub> =100μΑ			0.2	V
Vон	Output High Voltage	І <sub>ОН</sub> =-100µА	VCC-0.2			V

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .



#### 8.6. AC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.0V, CL=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
Fc	Serial Clock Frequency For: all command except for 03H			120	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H)			80	MHz
t <sub>CLH</sub>	Serial Clock High Time	3.5			ns
tcll	Serial Clock Low Time	3.5			ns
t <sub>CLCH</sub>	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
<b>t</b> CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t <sub>SLCH</sub>	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
t <sub>CHSL</sub>	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
t <sub>SHQZ</sub>	Output Disable Time			6	ns
<b>t</b> CLQX	Output Hold Time	1.2			ns
tovcн	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
tньсн	Hold# Low Setup Time (Relative To Clock)	5			ns
tннсн	Hold# High Setup Time (Relative To Clock)	5			ns
tснн∟	Hold# High Hold Time (Relative To Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative To Clock)	5			ns
t <sub>HLQZ</sub>	Hold# Low To High-Z Output			6	ns
tннох	Hold# High To Low-Z Output			6	ns
	Clock Low To Output Valid (C <sub>L</sub> = 30pF)			7	ns
<b>t</b> CLQV	Clock Low To Output Valid (C <sub>L</sub> = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
<b>t</b> shwL	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			20	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub>	Latency Between Resume And Next Suspend	100			μs
tw	Write Status Register Cycle Time		5	35	ms
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
tPP	Page Programming Time		0.7	2.4	ms
tse	Sector Erase Time		90	500	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.3	0.8	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.45	1.2	S
tCE	Chip Erase Time (GD25LQ32D)		20	40	S

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .

(T= -40°C~105°C, VCC=1.65~2.0V, C<sub>L</sub>=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
Fc	Serial Clock Frequency For: all command except for 03H			80	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H)			60	MHz
<b>t</b> CLH	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
<b>t</b> CLCH	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
<b>t</b> CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
<b>t</b> slCH	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
<b>t</b> CHSL	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
tsнqz	Output Disable Time			6	ns
<b>t</b> CLQX	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
thich	Hold# Low Setup Time (Relative To Clock)	5			ns
tннсн	Hold# High Setup Time (Relative To Clock)	5			ns
t <sub>CHHL</sub>	Hold# High Hold Time (Relative To Clock)	5			ns
t <sub>сннн</sub>	Hold# Low Hold Time (Relative To Clock)	5			ns
t <sub>HLQZ</sub>	Hold# Low To High-Z Output			7	ns
tннqх	Hold# High To Low-Z Output			7	ns
	Clock Low To Output Valid ( $C_L = 30pF$ )			7	ns
<b>t</b> CLQV	Clock Low To Output Valid (C <sub>L</sub> = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			22	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			22	μs
tsus	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub>	Latency Between Resume And Next Suspend	100			μs
tw	Write Status Register Cycle Time		5	35	ms
trst	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
tPP	Page Programming Time		0.7	3.5	ms
tse	Sector Erase Time		90	600	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.3	1.4	s
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.45	2.5	s
t <sub>CE</sub>	Chip Erase Time (GD25LQ32D)		20	80	S

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .

(T= -40°C~125°C, VCC=1.65~2.0V, C<sub>L</sub>=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
Fc	Serial Clock Frequency For: all command except for 03H			80	MHz
f <sub>R</sub>	Serial Clock Frequency For: Read (03H)			60	MHz
t <sub>CLH</sub>	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
<b>t</b> CHCL	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
<b>t</b> SLCH	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsL	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
<b>t</b> shqz	Output Disable Time			6	ns
<b>t</b> CLQX	Output Hold Time	1.2			ns
t <sub>DVCH</sub>	Data In Setup Time	2			ns
t <sub>CHDX</sub>	Data In Hold Time	2			ns
tньсн	Hold# Low Setup Time (Relative To Clock)	5			ns
tннсн	Hold# High Setup Time (Relative To Clock)	5			ns
t <sub>CHHL</sub>	Hold# High Hold Time (Relative To Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative To Clock)	5			ns
<b>t</b> HLQZ	Hold# Low To High-Z Output			7	ns
tннох	Hold# High To Low-Z Output			7	ns
	Clock Low To Output Valid (C <sub>L</sub> = 30pF)			7	ns
<b>t</b> CLQV	Clock Low To Output Valid (C <sub>L</sub> = 15pF)			6	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tsHw∟	Write Protect Hold Time After CS# High	100			ns
t <sub>DP</sub>	CS# High To Deep Power-Down Mode			20	μs
t <sub>RES1</sub>	CS# High To Standby Mode Without Electronic Signature Read			22	μs
t <sub>RES2</sub>	CS# High To Standby Mode With Electronic Signature Read			22	μs
tsus	CS# High To Next Command After Suspend			20	μs
t <sub>RS</sub>	Latency Between Resume And Next Suspend	100			μs
tw	Write Status Register Cycle Time		5	35	ms
t <sub>RST</sub>	CS# High To Next Command After Reset (Except From Erase)			30	μs
t <sub>RST_E</sub>	CS# High To Next Command After Reset (From Erase)			12	ms
tPP	Page Programming Time		0.7	4	ms
tse	Sector Erase Time		90	600	ms
t <sub>BE1</sub>	Block Erase Time (32K Bytes)		0.3	1.6	S
t <sub>BE2</sub>	Block Erase Time (64K Bytes)		0.45	3.0	S
t <sub>CE</sub>	Chip Erase Time (GD25LQ32D)		20	80	s

Note:

1. Typical value tested at  $T = 25^{\circ}C$ .







Figure43. Serial Input Timing




#### Figure44. Output Timing



#### Figure45. Resume to Suspend Timing Diagram




#### Figure 46. Hold Timing






#### 9. ORDERING INFORMATION



\*\*F grade has implemented additional test flows to ensure higher product quality than I grade.



#### 9.1. Valid Part Numbers


Please contact GigaDevice regional sales for the latest product selection and available form factors.

#### Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25LQ32DSIG	221464	
GD25LQ32DSIS	32Mbit	SOP8 208mil
GD25LQ32DVIG	22Mbit	
GD25LQ32DVIS	32Mbit	VSOP8 208mil
GD25LQ32DNIG	22Mbit	
GD25LQ32DNIS	32Mbit	USON8 (3x4mm)
GD25LQ32DQIG	22Mbit	LISONS (4)(4mm, 0, 45mm this/sees)
GD25LQ32DQIS	32Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ32DWIG	22Mbit	
GD25LQ32DWIS	32Mbit	WSON8 (6x5mm)
GD25LQ32DLIGR	221464	
GD25LQ32DLISR	32Mbit	WLCSP

#### Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25LQ32DSJG	32Mbit	SOP8 208mil
GD25LQ32DSJS	SZIVIDIL	3068 2001111
GD25LQ32DVJG	22Mbit	
GD25LQ32DVJS	32Mbit	VSOP8 208mil
GD25LQ32DNJG	32Mbit	USON8 (3x4mm)
GD25LQ32DNJS	SZIVIDIL	030108 (38411111)
GD25LQ32DQJG	32Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ32DQJS	SZIVIDIL	
GD25LQ32DWJG	32Mbit	
GD25LQ32DWJS	321VIDIL	WSON8 (6x5mm)
GD25LQ32DLJGR	22Mbit	WI CSD
GD25LQ32DLJSR	32Mbit	WLCSP




#### Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type
GD25LQ32DSEG	22Mhit	
GD25LQ32DSES	32Mbit	SOP8 208mil
GD25LQ32DVEG	22Mbit	VSOP8 208mil
GD25LQ32DVES	32Mbit	VSOP8 2081111
GD25LQ32DNEG	32Mbit	
GD25LQ32DNES	321VIDIL	USON8 (3x4mm)
GD25LQ32DQEG	22Mbit	LISONIA (4)(4mm, 0, 45mm, thickness)
GD25LQ32DQES	32Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ32DWEG	22Mbit	
GD25LQ32DWES	32Mbit	WSON8 (6x5mm)
GD25LQ32DLEGR	221464	
GD25LQ32DLESR	32Mbit	WLCSP


#### Temperature Range F: Industrial+ (-40°C to +85°C)

Product Number	Density	Package Type
GD25LQ32DSFG	32Mbit	SOP8 208mil
GD25LQ32DSFS	32101011	30F8 2081111
GD25LQ32DVFG	32Mbit	
GD25LQ32DVFS	SZIVIDIL	VSOP8 208mil
GD25LQ32DNFG	32Mbit	
GD25LQ32DNFS	321VIDIL	USON8 (3x4mm)
GD25LQ32DQFG	22Mbit	LISONS (4)(4mm, 0, 45mm thickness)
GD25LQ32DQFS	32Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ32DWFG	22Mbit	
GD25LQ32DWFS	32Mbit	WSON8 (6x5mm)
GD25LQ32DLFGR	221464	
GD25LQ32DLFSR	32Mbit	WLCSP



#### **10. PACKAGE INFORMATION**

#### 10.1. Package SOP8 208MIL




#### Dimensions

Sy	mbol	•		40	h		D	F	E4			14	0
U	Init	A	A1	A2	b	С	D	E	E1	е	L	L1	θ
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°

Note:


1. Both the package length and width do not include the mold flash.


2. Seating plane: Max. 0.1mm.




D

# 5 8 Е E1 $\bigcirc$ 1 "A"








#### Dimensions

Syı	mbol	•		40	Ŀ	_	5	F		_		14	•
U	Init	Α	A1	A2	b	С	D	E	E1	е	L	L1	θ
	Min	-	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50		0°
mm	Nom	-	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	-	1.31	-
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°


Note:


1. Both the package length and width do not include the mold flash.

2. Seating plane: Max. 0.1mm.



#### 10.3. Package USON8 (3\*4mm)





#### Dimensions

Syı	mbol	•			L	D	D1	Е	E1		.1	-
U	Init	A	A1	С	b	D		E	EI	е	e1	L
	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70	0.80	0.80	0.50
mm	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80	BSC	0.00 BSC	0.60
	Max	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90	630	530	0.70

#### Note:


1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity  $\leq 0.08$ mm. Package edge tolerance  $\leq 0.10$ mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

10.4. Package USON8 (4\*4mm, thickness 0.45mm)





#### **Bottom View**

#### **Dimensions**

Symb	ol	۸	A1	6	Ł	D	D1	Е	E1	•	
Unit		A	A	С	b	D		E	E1	е	L
	Min	0.40	0.00	0.10	0.25	3.90	2.20	3.90	2.90		0.35
mm	Nom	0.45	0.02	0.15	0.30	4.00	2.30	4.00	3.00	0.80	0.40
	Max	0.50	0.05	0.20	0.35	4.10	2.40	4.10	3.10		0.45


#### Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other




#### 10.5. Package WSON8 (6\*5mm)



**Top View** 

Side View



#### Dimensions

Sy	mbol	۸	A1	•	h	D	D2	Е	E2		
U	Jnit	A	AI	С	b	D	02	E	E2	e	L
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75


Note:

1. Both the package length and width do not include the mold flash.

2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.

4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



A1 Corner

Îь


е

## A1 Corner A PIN 1# A D D D D D D

TOP VIEW

BOTTOM VIEW

E1



#### Dimensions

Syr	mbol	А	A1	A2	D1	E1	е	b
U	Init	~					Ŭ	2
	Min	0.440	0.110	0.315	1 500	1 000	0 500	0.215
mm	Nom	0.470	0.135	0.335	1.500 BSC	1.000 BSC	0.500 BSC	0.240
	Max	0.500	0.160	0.355	D3C	D3C	B3C	0.265

Note:

1. Please contact Gigadevice for full dimension information




#### **11. REVISION HISTORY**

ersion No	Description	Page	Date
1.0	Initial Release	All	2016-6-16
1.1	Modify Deep Power-Down Current	P60	2016-6-22
	Modify Features: Add Allows XIP(execute in place) operation	P4	
	Modify Ordering information: Add Valid Part Numbers	P4	
	Modify Write Enable for Volatile Status Register(50H) Description	P19	
	Modify Read Data Bytes(READ)(03H) Description	P22	
	Modify Data Bytes at Higher Speed(Fast Read)(0BH) Description	P23	
	Modify Dual Output Fast Read(3BH) Description	P24	
	Modify Quad Output Fast Read(6BH) Description	P25	
	Modify Dual I/O Fast Read(BBH) Description	P25	
	Modify Quad I/O Fast Read(EBH) Description	P27	
	Modify Quad I/O Word Fast Read(E7H) Description	P29	
	Modify Set Burst with Wrap(77H) Description	P30	
	Modify Chip Erase(CE)(60/C7H) Description	P36	
1.2	Modify Deep Power-Down(DP)(B9H) Description	P37	2017-3-26
	Modify Read Identification(RDID)(9FH) Description	P43	
	Modify Program/Erase Suspend(PES)(75H) Description	P44	
	Modify Erase Security Registers(44H) Description	P46	
	Modify Program Security Registers(42H) Description	P47	
	Modify Storage Temperature: -55 to125°C Change to -65 to 150°C	P58	
	Add Transient Input/Output Volatge (note:overshoot):-2.0 to	P58	
	(VCC+2.0)V		
	VCC:-0.6 to (VCC+0.4)V Change to -0.6 to 2.5V	P58	
	Update Ordering information	P63	
	Update Package WSON8 6*5mm	P68	
	Update Package USON8 3*4mm	P69	
	Modify VIL max. value form 0.3VCC to 0.2VCC	P54	
1.3	Delete SFDP related contents	All	2017-5-12
1.4	Modify the description of Program/Erase Resume (7AH) command	P44	2017-6-15
	Add Industrial+ (F), Automotive Grade2 (2) and Grade3 (3) in the	P57	
	ordering information		
	Modify tw max. value from 30ms to 35ms	P55	
	Delete tRST_R and tRST_P	P55	
1.5	Add tRST, max. = 30us	P55	2017-9-12
	Modify Input Pause Voltage from "0.3VCC to 0.7VCC" to "0.2VCC to	P53	
	0.7VCC".		
	Modify Input Timing Reference Voltage from "0.2VCC to 0.8VCC" to	P53	
	"0.1VCC to 0.8VCC".		
	Modify Icc2 max value from 5uA to 8uA	P54	
1.6	Update the description of all packages	P59-63	2017-12-2



#### GD25LQ32D

		021014012	
1.7	Add "E1" values to the dimension table of USON8 4x4 package	P61	2018-3-2
1.8	Add 4BH command	P46	2018-8-14
	Modify the sequence diagram of 42H command	P47	
	Modify tVSL min value from 5ms to 1.8ms	P53	
	Add tRS, of which the min value is 100us	P58	
	Add DC/AC parameters @-40~105°C and @-40~125°C	P56,57,59,60	
1.9	Add tCLQV (CL = 15pF), of which the max value is 6ns	P58, 59, 60	2018-10-29
2.0	Modify the sequence diagram of 0CH command	P50	2019-4-28
	Modify the description of USON8 3x4mm	P67	
2.1	Add Package WLCSP	P70	2019-6-3
2.2	Add "e1" to USON8 3x4mm	P67	2019-10-12



#### **Important Notice**

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.