ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

MOSFET – Power, N-Channel, SO-8 30 V, 11.6 A

Features

- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Optimized for 5 V, 12 V Gate Drives
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- DC-DC Converters
- Printers

MAXIMUM RATINGS (T_J = 25° C unless otherwise stated)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	30	V		
Gate-to-Source Voltage	V _{GS}	±20	V		
Continuous Drain	Steady	T _A = 25°C	I _D	9.4	Α
Current $R_{\theta JA}$ (Note 1)	State	T _A = 70°C		7.5	
Power Dissipation $R_{\theta JA}$ (Note 1)	Steady State			1.30	w
Continuous Drain	Steady	T _A = 25°C	I _D	7.8	Α
Current R _{0JA} (Note 2)	State	T _A = 70°C		6.2	
Power Dissipation $R_{\theta JA}$ (Note 2)		$T_A = 25^{\circ}C$	PD	0.89	W
Continuous Drain	Steady	$T_A = 25^{\circ}C$	Ι _D	11.6	А
Current $R_{\theta JA}$, t \leq 10 s (Note 1)	State	T _A = 70°C		9.3	1
$\begin{array}{l} \text{Power Dissipation} \\ R_{\theta JA}, t \leq 10 \; \text{s(Note 1)} \end{array}$	Steady T _A = 25°C State		P _D	1.98	W
Pulsed Drain Current	I _{DM}	145	А		
Operating Junction and S	Т _Ј , T _{stg}	–55 to 150	°C		
Source Current (Body Die	I _S	2.5	А		
Single Pulse Drain-to-So $(T_J = 25^{\circ}C, V_{DD} = 30 \text{ V}, \text{ V}$ $I_L = 9 \text{ A}_{pk}, L = 1.0 \text{ mH}, R_C$	E _{AS}	40.5	mJ		
Lead Temperature for So (1/8" from case for 10 s)	ΤL	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	96	°C/W
Junction-to-Ambient – $t \le 10 \text{ s}$ (Note 1)	$R_{\theta JA}$	63	
Junction-to-Foot (Drain)	$R_{\theta JF}$	24.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	141	




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX	
30 V	9 mΩ @ 10 V	11.6 A	
	12 m Ω @ 4.5 V	11.0 A	





ORDERING INFORMATION

Device	Package	Shipping [†]
NTMS4916NR2G	SO-8 (Pb-Free)	2500/Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.




Surfacemounted on FR4 board using 1 in sq pad size, 1 oz Cu.
Surfacemounted on FR4 board using the minimum recommended pad size.

ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				16		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}		$T_J = 25^{\circ}C$			1.0	μΑ
		V_{GS} = 0 V, V_{DS} = 30 V	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} =	±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 2$	250 μA	1.0	1.7	2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D =	12 A		6.75	9.0	mΩ
		V _{GS} = 4.5 V, I _D =	= 10 A		9.0	12	
Forward Transconductance	9 FS	V _{DS} = 1.5 V, I _D =	7.5 A		23		S
CHARGES, CAPACITANCES AND G	ATE RESISTAN	ICE			-	-	-
Input Capacitance	C _{iss}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 25 V			1376		pF
Output Capacitance	C _{oss}				401		
Reverse Transfer Capacitance	C _{rss}				205		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 7.5 A			15		nC
Threshold Gate Charge	Q _{G(TH)}				2.44		
Gate-to-Source Charge	Q _{GS}				4		1
Gate-to-Drain Charge	Q _{GD}				6.5		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 15 V, I _D = 7.5 A			28		nC
SWITCHING CHARACTERISTICS (No	ote 4)		1				
Turn-On Delay Time	t _{d(on)}				9.4		ns
Rise Time	t _r	Voc = 10 V Voc =	- 15 V		7.4		
Turn-Off Delay Time	t _{d(off)}	V _{GS} = 10 V, V _{DS} = I _D = 1.0 A, R _G =	6.0 Ω		32		
Fall Time	t _f				15.6		
DRAIN-SOURCE DIODE CHARACTE	RISTICS	1					
Forward Diode Voltage	V _{SD}		$T_J = 25^{\circ}C$		0.740	1.0	V
		V_{GS} = 0 V, I _S = 2.0 A	$_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.0 \text{ A}$ $\text{T}_{J} = 125^{\circ}\text{C}$		0.570		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, \text{ d}_{IS}/\text{d}_t = 100 \text{ A}/\mu\text{s},$ $I_S = 2.0 \text{ A}$			30.7		ns
Charge Time	t _a				14.3		1
Discharge Time	t _b				16.4		1
Reverse Recovery Charge	Q _{RR}				20		nC
PACKAGE PARASITIC VALUES		1				L	<u> </u>
Source Inductance	Ls	T _A = 25°C			0.66		nH
Drain Inductance	LD				0.2		1
Gate Inductance	L _G				1.5		1
Gate Resistance	R _G				0.77		Ω

3. Pulse Test: pulse width = 300 μ s, duty cycle $\leq 2\%$. 4. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07

ISSUE AK



<u>7.0</u> 0.275

0.6

0.024

NOTES

- 1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A AND B DO NOT INCLUDE
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT
- MAXIMUM MATERIAL CONDITION. 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07

	MILLIN	IETERS	INCHES			
DIM	MIN MAX		MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80 4.00		0.150	0.157		
С	1.35	1.75	0.053 0.013	0.069		
D	0.33	0.51				
G	1.27	7 BSC	0.05	0.050 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
κ	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 12: PIN 1. SOURCE

4.0

0.155

1.270

0.050

SCALE 6:1

 $\left(\frac{\text{mm}}{\text{inches}}\right)$

2. SOURCE

- 3. SOURCE 4. GATE
- 5. DRAIN

6. DRAIN 7 DRAIN

8. DRAIN

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

For additional information, please contact your local Sales Representative