

ON Semiconductor®

NDT3055L


N-Channel Logic Level Enhancement Mode Field Effect Transistor

General Description

These logic level N-Channel enhancement mode power field effect transistors are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as DC motor control and DC/DC conversion where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- Low drive requirements allowing operation directly from logic drivers. V_{GS(TH)} < 2V.
- High density cell design for extremely low R_{DS(ON)}.
- High power and current handling capability in a widely used surface mount package.




Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter		NDT3055L	Units
V _{DSS}	Drain-Source Voltage		60	V
V_{GSS}	Gate-Source Voltage - Continuous		±20	V
I _D	Maximum Drain Current - Continuous (Note	e 1a)	4	A
	- Pulsed		25	
P_{D}	Maximum Power Dissipation (Note 1	1a)	3	W
	(Note 1b)		1.3	
	(Note 1c)		1.1	
T_J , T_{STG}	Operating and Storage Temperature Range		-65 to 150	
THERMA	L CHARACTERISTICS	·		
R _{eJA}	Thermal Resistance, Junction-to-Ambient (Not	te 1a)	42	°C/W
R _{euc}	Thermal Resistance, Junction-to-Case (Not	te 1)	12	°C/W
* Order op	otion J23Z for cropped center drain lead.			•

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHAR	ACTERISTICS						
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		60			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$, Referenced to 25°C			55		mV/°C
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$				1	μA
			T _J =125°C			50	μA
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHARA	CTERISTICS (Note 2)						
/ _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$		1	1.6	2	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Gate Threshold Voltage Temp. Coefficient	I _D = 250 μA, Referenced	I _D = 250 μA, Referenced to 25 °C		-4		mV /°C
R _{DS(ON)}	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}, I_{D} = 4 \text{ A}$			0.07	0.1	Ω
- (- /			T _J =125°C		0.125	0.18	
		$V_{GS} = 4.5 \text{ V}, I_{D} = 3.7 \text{ A}$			0.103	0.12	
D(ON)	On-State Drain Current	$V_{GS} = 5$, $V_{DS} = 10 \text{ V}$		10			А
J _{FS}	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 4 \text{ A}$			7		S
YNAMIC (CHARACTERISTICS	•					•
iss	Input Capacitance	$V_{DS} = 25, \ V_{GS} = 0 \text{ V},$ f = 1.0 MHz			345		pF
oss	Output Capacitance				110		pF
rss	Reverse Transfer Capacitance				30		pF
WITCHING	G CHARACTERISTICS (Note 2)						
O(on)	Turn - On Delay Time	$V_{DD} = 25, I_{D} = 1 A,$ $V_{GS} = 10 V, R_{GEN} = 6 \Omega$			5	20	ns
	Turn - On Rise Time				7.5	20	ns
D(off)	Turn - Off Delay Time				20	50	ns
1	Turn - Off Fall Time				7	20	ns
\mathbf{Q}_{g}	Total Gate Charge	$V_{DS} = 40 \text{ V}, I_{D} = 4 \text{ A},$ $V_{GS} = 10 \text{ V}$			13	20	nC
Q_{gs}	Gate-Source Charge				1.7		nC
$Q_{ m gd}$	Gate-Drain Charge				3.2		nC
RAIN-SOL	IRCE DIODE CHARACTERISTICS AND MAX	KIMUM RATINGS					
S	Maximum Continuous Drain-Source Diode Fo	Forward Current				2.5	А
/ _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 2.5 \text{ A} \text{ (Note 2)}$			0.8	1.2	V


the drain pins. $\boldsymbol{R}_{\boldsymbol{\theta}^{JC}}$ is



a. 42°C/W when mounted on a 1 in $\!\!^2$ pad of 2oz Cu.



b. 95°C/W when mounted on a 0.066 in² pad of 2oz Cu.



Scale 1 : 1 on letter size paper 2. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2.0%

^{1.} R_{g,M} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of guaranteed by design while $\boldsymbol{R}_{\theta^{\text{CA}}}$ is determined by the user's board design.

Typical Electrical Characteristics





Figure 1. On-Region Characteristics.



T,, JUNCTION TEMPERATURE (°C)

75

125 150

Figure 3. On-Resistance Variation with Temperature.

25

-25




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to- Source Voltage.




Figure 6. Body Diode Forward Voltage Variation with Current and Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Gate Charge Characteristics.





Figure 8. Capacitance Characteristics.

SINGLE PULSE

R_{0JA}=110°C/W



POWER (W) 20 0.001 0.01 SINGLE PULSE TIME (SEC)

Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1c.

Transient thermal response will change depending on the circuit board design.

60

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hol

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Phone: 421 33 790 2910

Japan Customer Focus Center
Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative