

## CAN FD Transceiver with Wake-up Pattern (WUP) Option

#### Features

- Supports CAN 2.0 and CAN with Flexible
   Data-Rate (CAN FD) Physical Layer Transceiver
   Requirements
- Optimized for CAN FD at 2, 5 and 8 Mbps Operation:
- Maximum propagation delay: 120 ns
- Loop delay symmetry: -10%/+10% (2 Mbps)
- MCP2542FD/4FD:
  - Wake-up on CAN activity, 3.6 µs filter time
- MCP2542WFD/4WFD:
  - Wake-up on Pattern (WUP), as specified in ISO 11898-2:2016, 3.6 µs activity filter time
- Implements ISO 11898-2:2016
- Qualified According to AEC-Q100 Rev. G
- Very Low Standby Current (4 µA, typical)
- VIO Supply Pin to Interface Directly to CAN Controllers and Microcontrollers with 1.8V to 5V I/O
- CAN Bus Pins are Disconnected when Device is Unpowered:
  - An unpowered node or brown-out event will not load the CAN bus
  - Device is unpowered if VDD or VIO drop below its POR level
- · Detection of Ground Fault:
  - Permanent dominant detection on TxD
  - Permanent dominant detection on bus
- Automatic Thermal Shutdown Protection
- · Suitable for 12V and 24V Systems
- Meets or Exceeds Stringent Automotive Design Requirements, Including "Hardware Requirements for LIN, CAN and FlexRay Interfaces in Automotive Applications", Version 1.3, May 2012:
  - Conducted emissions @ 2 Mbps with Common-Mode Choke (CMC)
  - Direct Power Injection (DPI) @ 2 Mbps with CMC
- Meets SAE J2962/2 "Communication Transceiver Qualification Requirements - CAN":
  - Radiated emissions @ 2 Mbps without a CMC
- High Electrostatic Discharge (ESD) Protection on CANH and CANL, meeting IEC61000-4-2 up to ±13 kV
- · Temperature Ranges:
  - Extended (E): -40°C to +125°C
  - High (H): -40°C to +150°C

#### Description

The MCP2542FD/4FD and MCP2542WFD/4WFD CAN transceiver family is designed for high-speed CAN FD applications of up to 8 Mbps communication speed. The maximum propagation delay was improved to support longer bus length.

The device meets the automotive requirements for CAN FD bit rates exceeding 2 Mbps, low quiescent current, Electromagnetic Compatibility (EMC) and Electrostatic Discharge (ESD).

#### Applications

CAN 2.0 and CAN FD networks in automotive, industrial, aerospace, medical and consumer applications.

#### **Package Types**


MCP2542FD MCP2542WFD 3x3 DFN* Tx0 1.0,,8 STBY Vss 2.EP 7 CANH VD0 3.9 6 CANL Rx0 4.5 Vio	MCP2544FD MCP2544WFDT 3x3 DFN* Tx0 1 °
MCP2542FD MCP2542WFD 8-Lead SOIC	MCP2544FD MCP2544WFDT 8-Lead SOIC
Txp         8         STBY           Vss         7         CANH           Vdd         6         CANL           Rxd         5         Vio	TxD 1 8 STBY Vss 2 7 CANH VDD 3 6 CANL RxD 4 5 NC
MCP2542FD MCP2542WFD 2x3 TDFN*	MCP2544FD MCP2544WFDT 2x3 TDFN*
TXD         1         0         8         STBY           Vss         2         EP         7         CANH           Vbd         3         9         6         CANL           Rxd         4         5         Vio	TxD         1         0         8         STBY           Vss         2         EP         7         CANH           VbD         3         9         6         CANL           RxD         4         5         NC
* Includes Exposed Thermal I	Pad (EP); see Table 1-1.

Device	Vio pin	WUP	Description
MCP2542FD	Yes	No	
MCP2544FD	No	No	Internal Level Shifter on Digital I/O Pins
MCP2542WFD	Yes	Yes	Wake-up on Pattern (see Section 1.6.5 "Remote Wake-up via CAN Bus (WUP)")
MCP2544WFDT	No	Yes	Internal Level Shifter on Digital I/O Pins; Wake-up on Pattern

#### MCP2542FD/4FD, MCP2542WFD/4WFD Family Members

**Note:** For ordering information, see the **Product Identification System** section.

#### **Block Diagram**



- 2: Only MCP2542FD and MCP2542WFD have the VIO pin.
- 3: In the MCP2544FD and MCP2544WFDT, the supply for the digital I/O is internally connected to

## 1.0 DEVICE OVERVIEW

The MCP2542FD/4FD and MCP2542WFD/4WFD devices serve as the interface between a CAN protocol controller and the physical bus. The devices provide differential transmit and receive capability for the CAN protocol controller. The devices are fully compatible with ISO 11898-2:2016.

Excellent loop delay symmetry supports data rates up to 8 Mbps for CAN FD. The maximum propagation delay was improved to support longer bus length.

Typically, each node in a CAN system must have a device to convert the digital signals generated by a CAN controller to signals suitable for transmission over the bus cabling (differential output). It also provides a buffer between the CAN controller and the high-voltage spikes that can be generated on the CAN bus by outside sources.

The MCP2542FD/4FD wakes up on CAN activity (basic wake-up). The CAN activity filter time is 3.6 µs maximum.

The MCP2542WFD/4WFD wakes up after receiving two consecutive Dominant states separated by a Recessive state: WUP. The minimum duration of each Dominant and Recessive state is tFILTER. The complete WUP has to be detected within tWAKE(TO).

## 1.1 Transmitter Function

The CAN bus has two states: Dominant and Recessive. A Dominant state occurs when the differential voltage between CANH and CANL is greater than VDIFF(D)(I). A Recessive state occurs when the differential voltage is less than VDIFF(R)(I). The Dominant and Recessive states correspond to the Low and High states of the TXD input pin, respectively. However, a Dominant state initiated by another CAN node will override a Recessive state on the CAN bus.

## 1.2 Receiver Function

In Normal mode, the RxD output pin reflects the differential bus voltage between CANH and CANL. The Low and High states of the RxD output pin correspond to the Dominant and Recessive states of the CAN bus, respectively.

## 1.3 Internal Protection

CANH and CANL are protected against battery short circuits and electrical transients that can occur on the CAN bus. This feature prevents destruction of the transmitter output stage during such a Fault condition.

The device is further protected from excessive current loading by thermal shutdown circuitry that disables the output drivers when the junction temperature exceeds a nominal limit of  $+175^{\circ}$ C.

All other parts of the chip remain operational and the chip temperature is lowered due to the decreased power dissipation in the transmitter outputs. This protection is essential to protect against bus line short-circuit induced damage. Thermal protection is only active during Normal mode.

## 1.4 Permanent Dominant Detection

The MCP2542FD/4FD and MCP2542WFD/4WFD devices prevent two conditions:

- Permanent Dominant condition on TxD
- · Permanent Dominant condition on the bus

In Normal mode, if the MCP2542FD/4FD and MCP2542WFD/4WFD devices detect an extended Low state on the TxD input, they will disable the CANH and CANL output drivers in order to prevent the corruption of data on the CAN bus. The drivers will remain disabled until TxD goes high. The high-speed receiver is active and data on the CAN bus are received on RxD.

In Standby mode, if the MCP2542FD/4FD and MCP2542WFD/4WFD devices detect an extended dominant condition on the bus, it will set the RxD pin to a Recessive state. This allows the attached controller to go to Low-Power mode until the dominant issue is corrected. RxD is latched high until a Recessive state is detected on the bus and the wake-up function is enabled again.

### 1.5 Power-on Reset (POR) and Undervoltage Detection

The MCP2542FD/4FD and MCP2542WFD/4WFD have POR detection on both supply pins: VDD and VIO. Typical POR thresholds to deassert the Reset are 1.2V and 3.0V for VIO and VDD, respectively.

When the device is powered on, CANH and CANL remain in a high-impedance state until VDD exceeds its undervoltage level. Once powered on, CANH and CANL will enter a high-impedance state if the voltage level at VDD drops below the undervoltage level, providing voltage brown-out protection during normal operation.

In Normal mode, the receiver output is forced to the Recessive state during an undervoltage condition on VDD. In Standby mode, the low-power receiver is designed to work down to 1.7V VIO. Therefore, the low-power receiver remains operational down to VPORL on VDD (MCP2544FD and MCP2544WFDT). The MCP2542FD and MCP2542WFD transfer data to the RxD pin down to 1.7V on the VIO supply.

#### 1.6 Mode Control

The main difference between the MCP2542FD/4FD and MCP2542WFD/4WFD is the wake-up method.

Figure 1-1 shows the state diagram of the MCP2542FD/4FD. The devices wake up on CAN activity.

Figure 1-2 shows the state diagram of the MCP2542WFD/4WFD. The devices wake up on a WUP.

#### 1.6.1 UNPOWERED MODE (POR)

The MCP2542FD/4FD and MCP2542WFD/4WFD enter Unpowered mode under the following conditions:

- · After powering up the device, or
- If VDD drops below VPORL, or
- If VIO drops below VPORL VIO

In Unpowered mode, the CAN bus will be biased to ground using a high-impedance. The MCP2542FD/4FD and MCP2542WFD/4WFD are not able to communicate on the bus or detect a wake-up event.

#### 1.6.2 WAKE MODE

The MCP2542FD/4FD and MCP2542WFD/4WFD devices transition from Unpowered mode to Wake mode when VDD and VIO are above their PORH levels. From Normal mode, the devices will also enter Wake mode if VDD is smaller than VUVL, or if the band gap output voltage is not within valid range. Additionally, the device will transition from Standby mode to Wake mode if STBY is pulled low.

In Wake mode, the CAN bus is biased to ground and  $\mathsf{R}\mathsf{X}\mathsf{D}$  is always high.

#### 1.6.3 NORMAL MODE

When VDD exceeds VUVH, the band gap is within valid range and TxD is high; the device transitions into Normal mode. During POR, when the microcontroller powers up, the TxD pin could be unintentionally pulled down by the microcontroller powering up. To avoid driving the bus during a POR of the microcontroller, the transceiver proceeds to Normal mode only after TxD is high.

In Normal mode, the driver block is operational and can drive the bus pins. The slopes of the output signals on CANH and CANL are optimized to reduce Electromagnetic Emissions (EME). The CAN bus is biased to VDD/2.

The high-speed differential receiver is active.

#### 1.6.4 STANDBY MODE

The device may be placed in Standby mode by applying a high level to the STBY pin. In Standby mode, the transmitter and the high-speed part of the receiver are switched off to minimize power consumption.

The low-power receiver and the wake-up block are enabled in order to monitor the bus for activity. The CAN bus is biased to ground.

The RXD pin remains high until a wake-up event has occurred.

The MCP2542FD/4FD uses basic wake-up: one dominant phase for a minimum time of tFILTER will wake up the device.

The MCP2542WFD/4WFD will only wake up if it detects a complete WUP. The WUP method is described in the next section.

After a wake-up event was detected, the CAN controller gets interrupted by a negative edge on the RXD pin.

The CAN controller must put the MCP2542FD/4FD and MCP2542WFD/4WFD back into Normal mode by deasserting the STBY pin in order to enable high-speed data communication.

The CAN bus wake-up function requires both supply voltages,  $V_{DD}$  and  $V_{IO}$ , to be in valid range.


#### 1.6.5 REMOTE WAKE-UP VIA CAN BUS (WUP)

The MCP2542WFD/4WFD wakes up from Standby/ Silent mode when a dedicated Wake-up Pattern (WUP) is detected on the CAN bus. The Wake-up Pattern is specified in ISO 11898-6 and ISO 11898-2:2016 (see Figure 1-2 and Figure 2-11).

The Wake-up Pattern consists of three events:

- A dominant phase of at least tFILTER, followed by
- · A recessive phase of at least tFILTER, followed by
- A dominant phase of at least tFILTER

The complete pattern must be received within tWAKE(TO). Otherwise, the internal wake-up logic is reset and the complete Wake-up Pattern must be retransmitted in order to trigger a wake-up event.






FIGURE 1-2: MCP2542WFD/4WFD STATE DIAGRAM: WAKE-UP PATTERN

### 1.7 Pin Descriptions

The description of the pins are listed in Table 1-1.

TADLE 1-1.								
MCP2542FD MCP2542WFD 3x3 DFN, 2x3 TDFN	MCP2542FD MCP2542WFD SOIC	MCP2544FD MCP2544WFDT 3x3 DFN, 2x3 TDFN	MCP2544FD MCP2544WFDT SOIC	Symbol	Pin Function			
1	1	1	1	Txd	Transmit Data Input			
2	2	2	2	Vss	Ground			
3	3	3	3	Vdd	Supply Voltage			
4	4	4	4	Rxd	Receive Data Output			
—	—	5	5	NC	No Connect			
5	5	—	—	Vio	Digital I/O Supply Pin			
6	6	6	6	CANL	CAN Low-Level Voltage I/O			
7	7	7	7	CANH	CAN High-Level Voltage I/O			
8	8	8	8	STBY	Standby Mode Input			
9		9	_	EP	Exposed Thermal Pad			

#### TABLE 1-1: MCP2542/4FD AND MCP2542/4WFD PIN DESCRIPTIONS

#### 1.7.1 TRANSMITTER DATA INPUT PIN (TxD)

The CAN transceiver drives the differential output pins, CANH and CANL, according to TxD. It is usually connected to the transmitter data output of the CAN controller device. When TxD is low, CANH and CANL are in the Dominant state. When TxD is high, CANH and CANL are in the Recessive state, provided that another CAN node is not driving the CAN bus with a Dominant state. TxD is connected from an internal pull-up resistor (nominal 33 k $\Omega$ ) to VIO in the MCP2542FD and MCP2542WFD, and to VDD in the MCP2544FD and MCP2544WFDT.

### 1.7.2 GROUND SUPPLY PIN (Vss)

Ground supply pin.

#### 1.7.3 SUPPLY VOLTAGE PIN (VDD)

Positive supply voltage pin. Supplies transmitter and receiver, including the wake-up receiver.

#### 1.7.4 RECEIVER DATA OUTPUT PIN (RxD)

RxD is a CMOS-compatible output that drives high or low depending on the differential signals on the CANH and CANL pins, and is usually connected to the receiver data input of the CAN controller device. RxD is high when the CAN bus is Recessive and low in the Dominant state. RxD is supplied by VIO in the MCP2542FD and MCP2542WFD, and by VDD in the MCP2544FD and MCP2544WFDT.

## 1.7.5 NC PIN (MCP2544FD AND MCP2544WFDT)

No Connect. This pin can be left open or connected to Vss.

#### 1.7.6 VIO PIN (MCP2542FD AND MCP2542WFD)

Supply for digital I/O pins. In the MCP2544FD and MCP2544WFDT, the supply for the digital I/O (TxD, RxD and STBY) is internally connected to VDD.

### 1.7.7 DIGITAL I/O

The MCP2542FD/4FD and MCP2542WFD/4WFD enable easy interfacing to MCU with I/O ranges from 1.8V to 5V.

#### 1.7.7.1 MCP2544FD and MCP2544WFDT

The VIH(MIN) and VIL(MAX) for STBY and TxD are independent of VDD. They are set at levels that are compatible with 3V and 5V microcontrollers.

The RxD pin is always driven to VDD, therefore, a 3V microcontroller will need a 5V tolerant input.

### 1.7.7.2 MCP2542FD and MCP2542WFD

 $V\rm{IH}$  and  $V\rm{IL}$  for STBY and  $T\rm{XD}$  depend on VIO. The RXD pin is driven to VIO.

© 2016-2020 Microchip Technology Inc.

#### 1.7.8 CAN LOW PIN (CANL)

The CANL output drives the low side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANL disconnects from the bus when MCP2542FD/4FD and MCP2542WFD/4WFD are not powered.

#### 1.7.9 CAN HIGH PIN (CANH)

The CANH output drives the high side of the CAN differential bus. This pin is also tied internally to the receive input comparator. CANH disconnects from the bus when MCP2542FD/4FD and MCP2542WFD/4WFD are not powered.

#### 1.7.10 STANDBY MODE INPUT PIN (STBY)

This pin selects between Normal or Standby mode. In Standby mode, the transmitter and high-speed receiver are turned off, only the low-power receiver and wake-up filter are active. STBY is connected from an internal MOS pull-up resistor to VIO in the MCP2542FD and MCP2542WFD, and to VDD in the MCP2544FD and MCP2544WFDT. The value of the MOS pull-up resistor depends on the supply voltage. Typical values are 660 k $\Omega$  for 5V, 1.1 M $\Omega$  for 3.3V and 4.4 M $\Omega$  for 1.8V.


#### 1.7.11 EXPOSED THERMAL PAD (EP)

It is recommended to connect this pad to VSS to enhance electromagnetic immunity and thermal resistance.


## **1.8** Typical Applications

In order to meet the EMC/EMI requirements, a Common-Mode Choke (CMC) may be required for data rates greater than 1 Mbps. Figure 1-3 and Figure 1-4 illustrate examples of typical applications of the devices.









NOTES:

## 2.0 ELECTRICAL CHARACTERISTICS

### 2.1 Terms and Definitions

A number of terms are defined in ISO 11898 that are used to describe the electrical characteristics of a CAN transceiver device. These terms and definitions are summarized in this section.

#### 2.1.1 BUS VOLTAGE

VCANL and VCANH denote the voltages of the bus line wires, CANL and CANH, relative to the ground of each individual CAN node.

#### 2.1.2 COMMON-MODE BUS VOLTAGE RANGE

Boundary voltage levels of VCANL and VCANH, with respect to ground, for which proper operation will occur if up to the maximum number of CAN nodes are connected to the bus.

2.1.3 DIFFERENTIAL INTERNAL CAPACITANCE, CDIFF (OF A CAN NODE)

Capacitance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

2.1.4 DIFFERENTIAL INTERNAL RESISTANCE, RDIFF (OF A CAN NODE)

Resistance seen between CANL and CANH during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

#### 2.1.5 DIFFERENTIAL VOLTAGE, VDIFF (OF CAN BUS)

Differential voltage of the two-wire CAN bus with value equal to VDIFF = VCANH - VCANL.


#### 2.1.6 INTERNAL CAPACITANCE, CIN (OF A CAN NODE)

Capacitance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

#### 2.1.7 INTERNAL RESISTANCE, RIN (OF A CAN NODE)

Resistance seen between CANL (or CANH) and ground during the Recessive state when the CAN node is disconnected from the bus (see Figure 2-1).

#### FIGURE 2-1: PHYSICAL LAYER DEFINITIONS



## 2.2 Absolute Maximum Ratings†

Vdd	7.0V
Vdd Vio	7.0V
DC Voltage at TxD, RxD, STBY and Vss	0.3V to Vio + 0.3V
DC Voltage at CANH and CANL	
Transient Voltage on CANH and CANL (ISO-7637) (Figure 2-5)	150V to +100V
Differential Bus Input Voltage VDIFF(I) (t = 60 days, continuous)	5V to +10V
Differential Bus Input Voltage VDIFF(I) (1000 pulses, t = 0.1 ms, VCANH = +18V)	+17V
Dominant State Detection VDIFF(I) (10000 pulses, t = 1 ms)	+9V
Storage Temperature	55°C to +150°C
Operating Ambient Temperature	40°C to +150°C
Virtual Junction Temperature, TvJ (IEC 60747-1)	40°C to +190°C
Soldering Temperature of Leads (10 seconds)	+300°C
ESD Protection on CANH and CANL Pins (IEC 61000-4-2)	±13 kV
ESD Protection on CANH and CANL Pins (IEC 801; Human Body Model)	±8 kV
ESD Protection on All Other Pins (IEC 801; Human Body Model)	±4 kV
ESD Protection on All Pins (IEC 801; Machine Model)	<u>±</u> 400V
ESD Protection on All Pins (IEC 801; Charge Device Model)	±750V

**†** Notice: Stresses above those listed under "Maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### TABLE 2-1: DC CHARACTERISTICS

DC Specifications		): Тамв = о 5.5V; V	-40°C to +12 10 = 1.7V to :	25°C and	High (H)	ted, ): TAMB = -40°C to +150°C; = 60Ω; C∟ = 100 pF;
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply						
VDD Pin						
Voltage Range	Vdd	4.5	_	5.5	V	
Supply Current	IDD		2.5	5	mA	Recessive, VTXD = VDD
			55	70		Dominant, VTXD = 0V
Standby Current	IDDS		4	15	μA	MCP2544FD and MCP2544WFDT, bus reces- sive
		—	4	16		MCP2542FD and MCP2542WFD, includes IIO
Maximum Supply Current	Iddmax		95	140	mA	Fault condition: VTXD = VSS, VCANH = VCANL = -5V to +18V (Note 1)
High Level of the POR Comparator for VDD	Vporh	—	3.0	3.95	V	Note 1
Low Level of the POR Comparator for VDD	VPORL	1.0	2.0	3.2	V	Note 1
Hysteresis of POR Comparator for VDD	Vpord	0.2	0.9	2.0	V	Note 1
High Level of the UV Comparator for VDD	νυνη	4.0	4.25	4.4	V	
Low Level of the UV Comparator for VDD	Vuvl	3.6	3.8	4.0	V	
Hysteresis of UV Comparator	Vuvd	—	0.4	—	V	Note 1
Vio Pin						
Digital Supply Voltage Range	Vio	1.7	—	5.5	V	
Supply Current on Vio	lio		7	20	μA	Recessive, VTXD = VIO
			200	400		Dominant, VTxD = 0V
Standby Current	IDDS		0.3	2	μA	Bus recessive (Note 1)
High Level of the POR Comparator for Vio	VPORH_VIO	0.8	1.2	1.7	V	
Low Level of the POR Comparator for Vio	VPORL_VIO	0.7	1.1	1.4	V	
Hysteresis of POR Comparator for Vio	VPORD_VIO		0.2		V	
Bus Line (CANH; CANL) Trar	nsmitter					
CANH; CANL: Recessive Bus Output Voltage	VO(R)	2.0	0.5 Vdd	3.0	V	VTXD = VDD, no load

2: Only MCP2542FD and MCP2542WFD have a VIO pin. For the MCP2544FD and MCP2544WFDT, VIO is internally connected to VDD.

**3:** -12V to 12V is ensured by characterization and tested from -2V to 7V.

#### TABLE 2-1: DC CHARACTERISTICS (CONTINUED)

DC Specifications	<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; VDD = 4.5V to 5.5V; VIO = 1.7V to 5.5V (Note 2); RL = $60\Omega$ ; CL = 100 pF; unless otherwise specified.							
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
CANH; CANL: Bus Output Voltage in Standby	Vo(s)	-0.1	0.0	+0.1	V	STBY = VTXD = VDD, no load		
Recessive Output Current	lo(r)	-5	—	+5	mA	-24V < VCAN < +24V		
CANH: Dominant Output Voltage	Vo(d)	2.75	3.50	4.50	V	TxD = 0, RL = 50 to 65Ω		
CANL: Dominant Output Voltage		0.50	1.50	2.25		$RL = 50\Omega$ to $65\Omega$		
Driver Symmetry (VCANH + VCANL)/VDD	Vsүм	0.9	1.0	1.1	V	1 MHz square wave, Recessive and Dominant states, and transition (Note 1)		
Dominant: Differential Output Voltage	Vo(diff)(d)	1.5	2.0	3.0	V	VTxD = Vss, RL = 50Ω to 65Ω (Figure 2-2, Figure 2-4, Section 3.0 "Typical Performance Curves") (Note 1)		
		1.4	2.0	3.3		VTXD = Vss, RL = $45\Omega$ to $70\Omega$ (Figure 2-2, Figure 2-4, Section 3.0 "Typical Performance Curves") (Note 1)		
		1.3	2.0	3.3		VTXD = VSS, RL = $40\Omega$ to $75\Omega$ (Figure 2-2, Figure 2-4)		
		1.5		5.0		VTXD = Vss, RL = 2240Ω (Figure 2-2, Figure 2-4, Section 3.0 "Typical Performance Curves") (Note 1)		
Recessive: Differential Output Voltage	Vo(diff)(r)	-500	0	50	mV	VTXD = VDD, no load, normal (Figure 2-2, Figure 2-4)		
	VO(DIFF)(S)	-200	0	200		VTXD = VDD, no load, standby Figure 2-2, Figure 2-4		
CANH: Short-Circuit Output Current	lo(sc)	-115	-85	_	mA	VTXD = VSS, VCANH = -3V, CANL: floating		
CANL: Short-Circuit Output Current			75	+115	mA	VTXD = VSS, VCANL = +18V, CANH: floating		
Bus Line (CANH; CANL) Rec	eiver							
Recessive Differential Input Voltage	Vdiff(R)(i)	-4.0		+0.5	V	Normal mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3)		
Note 1: Characterized: not 2		-4.0	—	+0.4		Standby mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 <b>(Note 3)</b>		

**Note 1:** Characterized; not 100% tested.

2: Only MCP2542FD and MCP2542WFD have a VIO pin. For the MCP2544FD and MCP2544WFDT, VIO is internally connected to VDD.

**3:** -12V to 12V is ensured by characterization and tested from -2V to 7V.

#### TABLE 2-1:DC CHARACTERISTICS (CONTINUED)

DC Specifications	<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; VDD = 4.5V to 5.5V; VIO = 1.7V to 5.5V (Note 2); RL = $60\Omega$ ; CL = 100 pF; unless otherwise specified.						
Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
Dominant Differential Input Voltage	Vdiff(d)(i)	0.9	_	9.0	V	Normal mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3)	
		1.1	_	9.0		Standby mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3)	
Differential Receiver Threshold	Vth(diff)	0.5	0.7	0.9	V	Normal mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 <b>(Note 3)</b>	
		0.4	0.7	0.9		Standby mode, -12V < V(CANH, CANL) < +12V, see Figure 2-6 (Note 3)	
Differential Input Hysteresis	VHYS(DIFF)	30	—	200	mV	Normal mode, see Figure 2-6 (Note 1)	
Single-Ended Input Resistance	RCAN_H, RCAN_L	6		50	kΩ	Note 1	
Internal Resistance Matching mR = 2 * (RCANH – RCANL)/ (RCANH + RCANL)	mR	-3	0	+3	%	VCANH = VCANL (Note 1)	
Differential Input Resistance	RDIFF	12	25	100	kΩ	Note 1	
Internal Capacitance	CIN	_	20	—	pF	1 Mbps (Note 1)	
Differential Internal Capacitance	CDIFF	—	10	—	pF	1 Mbps (Note 1)	
CANH, CANL: Input Leakage	ILI	-5	—	+5	μΑ	VDD = VTXD = VSTBY = 0V, for <b>MCP2542FD</b> and <b>MCP2542WFD</b> , VIO = 0V, VCANH = VCANL = 5 V	
Digital Input Pins (TxD, STBY	)						
High-Level Input Voltage	V <sub>IH</sub>	2.0	_	VDD + 0.3	V	MCP2544FD and MCP2544WFDT	
		0.7 Vio	_	Vio + 0.3		MCP2542FD and MCP2542WFD	
Low-Level Input Voltage	V <sub>IL</sub>	-0.3		0.8	V	MCP2544FD and MCP2544WFDT	
		-0.3		0.3 Vio		MCP2542FD and MCP2542WFD	
High-Level Input Current	Ін	-1	_	+1	μA		
TxD: Low-Level Input Current	IIL(TXD)	-270	-150	-30	μA		
STBY: Low-Level Input Current	lil(stby)	-30		-1	μA		

Note 1: Characterized; not 100% tested.

- **2:** Only MCP2542FD and MCP2542WFD have a Vio pin. For the MCP2544FD and MCP2544WFDT, Vio is internally connected to VDD.
- **3:** -12V to 12V is ensured by characterization and tested from -2V to 7V.


#### TABLE 2-1: DC CHARACTERISTICS (CONTINUED)

DC Specifications	Extended (E VDD = 4.5V	<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C; $VDD = 4.5V$ to 5.5V; VIO = 1.7V to 5.5V (Note 2); RL = 60 $\Omega$ ; CL = 100 pF; unless otherwise specified.						
Parameter	Sym.	Sym. Min. Typ. Max. Units Conditions						
Receive Data (RxD) Output								
High-Level Output Voltage	Vон	VDD-0.4	—	—	V	<b>MCP2544FD</b> and <b>MCP2544WFDT</b> : IOH = -2 mA, typical -4 mA		
		Vio – 0.4	_	_		<b>MCP2542FD</b> and <b>MCP2542WFD:</b> VIO = 2.7V to 5.5V, IOH = -1 mA, VIO = 1.7V to 2.7V, IOH = -0.5 mA, typical -2 mA		
Low-Level Output Voltage	Vol			0.4	V	Io∟ = 4 mA, typical 8 mA		
Thermal Shutdown								
Shutdown Junction Temperature	TJ(SD)	165	175	185	°C	-12V < V(CANH, CANL) < +12V (Note 1)		
Shutdown Temperature Hysteresis	TJ(HYST)	15		30	°C	-12V < V(CANH, CANL) < +12V (Note 1)		

Note 1: Characterized; not 100% tested.

2: Only MCP2542FD and MCP2542WFD have a Vio pin. For the MCP2544FD and MCP2544WFDT, Vio is internally connected to VDD.

**3:** -12V to 12V is ensured by characterization and tested from -2V to 7V.



#### TABLE 2-2: AC CHARACTERISTICS

AC Characteristics		<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = -40°C to +125°C and High (H): TAMB = -40°C to +150°C VDD = 4.5V to 5.5V; VIO = 1.7V to 5.5V (Note 2); RL = $60\Omega$ ; CL = 100 pF; Maximum VDIFF(D)(I) = 3V.						
Param. No.	Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
1	Bit Time	tвıт	0.125		69.44	μs		
2	Nominal Bit Rate	NBR	14.4	_	8000	kbps		
3	Delay TxD Low to Bus Dominant	TXD-BUSON	—	50	85	ns	Note 1	
4	Delay TxD High to Bus Recessive	ttxd-busoff	—	40	85	ns	Note 1	
5	Delay Bus Dominant to RxD	tBUSON-RXD	—	70	85	ns	Note 1	
6	Delay Bus Recessive to RxD	tBUSOFF-RXD	—	110	145	ns	Note 1	

**Note 1:** Characterized, not 100% tested.

2: Only MCP2542FD and MCP2542WFD have a VIO pin. For the MCP2544FD and MCP2544WFD, VIO is internally connected to VDD.

3: Characterized. Not in ISO 11898-2:2016.

#### TABLE 2-2: AC CHARACTERISTICS (CONTINUED)

AC Characteristics		<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = $-40^{\circ}$ C to $+125^{\circ}$ C and High (H): TAMB = $-40^{\circ}$ C to $+150^{\circ}$ C VDD = $4.5$ V to $5.5$ V; VIO = $1.7$ V to $5.5$ V (Note 2); RL = $60\Omega$ ; CL = $100 \text{ pF}$ ; Maximum VDIFF(D)(I) = 3V.							
Param. No.	Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions		
7	Propagation Delay TxD to RxD	ttxd – rxd	—	90	120	ns			
	Worst Case of tLOOP(R) and tLOOP(F); see Figure 2-10		—	115	150		RL = 150Ω, CL = 200 pF (Note 1)		
7a	Propagation Delay, Rising Edge	tloop(R)	—	90	120	ns			
7b	Propagation Delay, Falling Edge	tloop(f)	—	80	120	ns			
8a	Recessive Bit Time on RxD – 1 Mbps, Loop Delay	tbit(rxd), 1M	900	985	1100	ns	tBIT(TXD) = 1000 ns (Figure 2-10)		
	Symmetry (Note 3)		800	960	1255		tBIT(TXD) = 1000 ns (Figure 2-10), RL = 150Ω, CL = 200 pF <b>(Note 1)</b>		
8b	Recessive Bit Time on RxD – 2 Mbps, Loop Delay	tbit(rxd), 2M	450	490	550	ns	tBIT(TXD) = 500 ns (Figure 2-10)		
	Symmetry		400	460	550		tBIT(TXD) = 500 ns (Figure 2-10), RL = 150Ω, CL = 200 pF <b>(Note 1)</b>		
8c	Recessive Bit Time on RxD – 5 Mbps, Loop Delay Symmetry	tbit(rxd), 5M	160	190	220	ns	tBIT(TXD) = 200 ns (Figure 2-10)		
8d	Recessive Bit Time on RxD – 8 Mbps, Loop Delay Symmetry <b>(Note 3)</b>	tbit(rxd), 8M	85	100	135	ns	tBIT(TXD) = 120 ns (Figure 2-10) <b>(Note 1)</b>		
9	CAN Activity Filter Time (Standby)	<b>t</b> FILTER	0.5	1.7	3.6	μs	VDIFF(D)(I) = 1.2V to 3V		
10	Delay Standby to Normal Mode	tWAKE	—	7	30	μs	Negative edge on STBY		
11	Permanent Dominant Detect Time	tPDT	0.8	1.9	5	ms	Txd = 0V		
12	Permanent Dominant Timer Reset	tpdtr.		5		ns	The shortest recessive pulse on TxD or CAN bus to reset permanent dominant timer		

**Note 1:** Characterized, not 100% tested.

2: Only MCP2542FD and MCP2542WFD have a VIO pin. For the MCP2544FD and MCP2544WFD, VIO is internally connected to VDD.

3: Characterized. Not in ISO 11898-2:2016.

#### TABLE 2-2:AC CHARACTERISTICS (CONTINUED)


AC Cha	racteristics	<b>Electrical Characteristics:</b> Unless otherwise indicated, Extended (E): TAMB = $-40^{\circ}$ C to $+125^{\circ}$ C and High (H): TAMB = $-40^{\circ}$ C to $+150^{\circ}$ C; VDD = $4.5$ V to $5.5$ V; VIO = $1.7$ V to $5.5$ V (Note 2); RL = $60\Omega$ ; CL = $100 \text{ pF}$ ; Maximum VDIFF(D)(I) = 3V.						
Param. No.	Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions	
13a	Transmitted Bit Time on Bus – 1 Mbps <b>(Note 3)</b>	tbit(bus), 1M	870	1000	1060	ns	tBIT(TXD) = 1000 ns (Figure 2-10)	
			870	1000	1060		tBIT(TXD) = 1000 ns (Figure 2-10), RL = 150Ω, CL = 200 pF ( <b>Note 1</b> )	
13b	Transmitted Bit Time on Bus – 2 Mbps	tbit(bus), 2M	435	515	530	ns	tBIT(TXD) = 500 ns (Figure 2-10)	
			435	480	550		tBIT(TXD) = 500 ns (Figure 2-10), RL = 150Ω, CL = 200 pF <b>(Note 1)</b>	
13c	Transmitted Bit Time on Bus – 5 Mbps	tbit(bus), 5M	155	200	210	ns	tBIT(TXD) = 200ns (Figure 2-10) <b>(Note 1)</b>	
13d	Transmitted Bit Time on Bus – 8 Mbps <b>(Note 3)</b>	tbit(bus), 8M	100	125	140	ns	tBIT(TXD) = 120 ns (Figure 2-10) <b>(Note 1)</b>	
14a	Receiver Timing Symmetry – 1 Mbps <b>(Note 3)</b>	tDIFF(REC), 1M = tBIT(RXD) –	-65	0	40	ns	tBIT(TXD) = 1000 ns (Figure 2-10)	
		tBIT(BUS)	-130	0	80		tBIT(TXD) = 1000ns (Figure 2-10), RL = 150Ω, CL = 200 pF <b>(Note 1)</b>	
14b	Receiver Timing Symmetry – 2 Mbps	tDIFF(REC), 2M	-65	0	40	ns	tBIT(TXD) = 500 ns (Figure 2-10)	
			-70	0	40		tBIT(TXD) = 500 ns (Figure 2-10), RL = 150Ω, CL = 200 pF <b>(Note 1)</b>	
14c	Receiver Timing Symmetry – 5 Mbps	tdiff(rec), 5M	-45	0	15	ns	tBIT(TXD) = 200 ns (Figure 2-10) <b>(Note 1)</b>	
14d	Receiver Timing Symmetry – 8 Mbps <b>(Note 3)</b> , tDIFF(REC), 8M	tdiff(rec), 8M	-45	0	10	ns	tBIT(TXD) = 120 ns (Figure 2-10) <b>(Note 1)</b>	
15	WUP Time-out	twake(to)	1	1.9	5	ms	MCP2542WFD/4WFD (Figure 2-11)	
16 Note 1:	Delay Bus Dominant/ Recessive to RxD (Standby mode) Characterized, not 100% tes	tBUS-RXD(S)	_	0.5		μs		

**Note 1:** Characterized, not 100% tested.


2: Only MCP2542FD and MCP2542WFD have a Vio pin. For the MCP2544FD and MCP2544WFD, Vio is internally connected to VDD.

3: Characterized. Not in ISO 11898-2:2016.


### FIGURE 2-3: TEST LOAD CONDITIONS




#### FIGURE 2-4: TEST CIRCUIT FOR ELECTRICAL CHARACTERISTICS




### FIGURE 2-5: TEST CIRCUIT FOR AUTOMOTIVE TRANSIENTS<sup>(1,2)</sup>






### 2.3 Timing Diagrams and Specifications


#### FIGURE 2-7: TIMING DIAGRAM FOR AC CHARACTERISTICS



#### FIGURE 2-8: TIMING DIAGRAM FOR WAKE-UP FROM STANDBY



#### FIGURE 2-9: PERMANENT DOMINANT TIMER RESET DETECT






FIGURE 2-11: TIMING DIAGRAM FOR WAKE-UP PATTERN (WUP)




TABLE 2-3: THERMAL SPECIFICATIONS	TABLE 2-3:	THERMAL SPECIFICATIONS
-----------------------------------	------------	------------------------


Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions		
Temperature Ranges								
Specified Temperature Range	TA	-40	_	+125	°C			
		-40	_	+150				
Operating Temperature Range	TA	-40	_	+150	°C			
Storage Temperature Range	TA	-65	_	+155	°C			
Package Thermal Resistances	Package Thermal Resistances							
Thermal Resistance, 8-Lead DFN (3x3)	θJA	_	56.7	-	°C/W			
Thermal Resistance, 8-Lead SOIC	θЈΑ	_	149.5	_	°C/W			
Thermal Resistance, 8-Lead TDFN (2x3)	θJA	_	53	_	°C/W			

 $\ensuremath{\textcircled{}^{\odot}}$  2016-2020 Microchip Technology Inc.


NOTES:

## 3.0 TYPICAL PERFORMANCE CURVES


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.



**FIGURE 3-1:** Dominant Differential Output vs. RL (VDD = 4.5V).



**FIGURE 3-2:** Dominant Differential Output vs. RL (VDD = 5.0V).




**FIGURE 3-3:** Dominant Differential Output vs. RL (VDD = 5.5V).

NOTES:

## 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information




Part Number	Code
MCP2542FD-E/MF	DAEK
MCP2542FDT-H/MF	DAEK
MCP2542FD-H/MF	DAEK
MCP2542FDT-E/MF	DAEK
MCP2542WFD-E/MF	DAEH
MCP2542WFDT-H/MF	DAEH
MCP2542WFD-H/MF	DAEH
MCP2542WFDT-E/MF	DAEH
MCP2544FD-E/MF	DAEJ
MCP2544FDT-H/MF	DAEJ
MCP2544FD-H/MF	DAEJ
MCP2544FDT-E/MF	DAEJ
MCP2544WFD-E/MF	DAEG
MCP2544WFDT-H/MF	DAEG
MCP2544WFD-H/MF	DAEG
MCP2544WFDT-E/MF	DAEG





#### 8-Lead SOIC (150 mil)



Part Number	Code
MCP2542WFD-E/SN	MCP2542W
MCP2542WFDT-H/SN	MCP2542W
MCP2542WFD-H/SN	MCP2542W
MCP2542WFDT-E/SN	MCP2542W
MCP2542FD-E/SN	MCP2542
MCP2542FDT-H/SN	MCP2542
MCP2542FD-H/SN	MCP2542
MCP2542FDT-E/SN	MCP2542
MCP2544WFD-E/SN	MCP2544W
MCP2544WFDT-H/SN	2544WFD
MCP2544WFD-H/SN	2544WFD
MCP2544WFDT-E/SN	MCP2544W
MCP2544FD-E/SN	MCP2544
MCP2544FDT-H/SN	MCP2544
MCP2544FD-H/SN	MCP2544
MCP2544FDT-E/SN	MCP2544


Example



Legend:	XXX	Customer-specific information
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code
		Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)
	<b>,e</b> 3	This package is Pb-free. The Pb-free $JEDEC^{ extsf{B}}$ designator ( $\widehat{ extsf{e3}}$
		can be found on the outer packaging for this package.
Note:		nt the full Microchip part number cannot be marked on one line, it will be
		er to the next line, thus limiting the number of available characters for specific information.

## 4.1 Package Marking Information (Continued)

8-Lead TDFN (02x03x0.8 mm)




Part Number	Code
MCP2542FDT-E/MNY	ACR
MCP2542FDT-H/MNY	ACR
MCP2542WFDT-E/MNY	ACP
MCP2542WFDT-H/MNY	ACP
MCP2544FDT-E/MNY	ACQ
MCP2544FDT-H/MNY	ACQ
MCP2544WFDTT-E/MNY	ACN
MCP2544WFDTT-H/MNY	ACN

Example



#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	3.00 BSC		
Exposed Pad Width	E2	1.34 1.60		
Overall Width	E	3.00 BSC		
Exposed Pad Length	D2	1.60	-	2.40
Contact Width	b	0.25 0.30 0.35		0.35
Contact Length	L	0.20	0.30	0.55
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units			S
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			2.40
Optional Center Pad Length	T2			1.55
Contact Pad Spacing	C1	C1 3.10		
Contact Pad Width (X8)	X1			0.35
Contact Pad Length (X8)	Y1			0.65
Distance Between Pads	G	0.30		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B


## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]



Microchip Technology Drawing No. C04-057-SN Rev F Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	<b>IILLIMETER</b>	S	
Dimension	MIN	NOM	MAX	
Number of Pins	N		8	
Pitch	е		1.27 BSC	
Overall Height	А	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40 - 1.27		1.27
Footprint	L1		1.04 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.17 - 0.25		0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev F Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	Units			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	Е	1.27 BSC				
Contact Pad Spacing	С		5.40			
Contact Pad Width (X8)	X1			0.60		
Contact Pad Length (X8)	· · ·			1.55		


Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev F

### 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)






Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 1 of 2

#### 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.70	0.75	0.80
Standoff	A1	0.00 0.02 0.05		
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	E	3.00 BSC		
Exposed Pad Length	D2	1.35	1.40	1.45
Exposed Pad Width	E2	1.25	1.30	1.35
Contact Width	b	0.20 0.25 0.30		0.30
Contact Length	L	0.25	0.30	0.45
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.


- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MNY Rev E Sheet 2 of 2

### 8-Lead Plastic Dual Flat, No Lead Package (MNY) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2	1		1.50
Contact Pad Spacing	Contact Pad Spacing C		2.90	
Contact Pad Width (X8)	X1	0.		0.25
Contact Pad Length (X8)	Y1			0.85
Thermal Via Diameter	V		0.30	
hermal Via Pitch EV			1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MNY Rev. B

NOTES:

## APPENDIX A: REVISION HISTORY

## **Revision C (August 2020)**

The following is the list of modifications:

- Updated "Features" section.
- Updated Section 1.0 "Device Overview".
- Updated Section 4.0 "Packaging Information".
- Updated Section "Product Identification System".

## **Revision B (March 2019)**

The following is the list of modifications:

- Changed High-Level Input Voltage for MCP2544FD and MCP2544WFD from VIO-0.3 to VDD-0.3 in TABLE 2-1: "DC Characteristics".
- Fixed SOIC package markings in Section 4.1 "Package Marking Information".
- Clarified that MCP2544FD/4FD is a CAN FD Transceiver without WUP Option in Section "Product Identification System".
- Minor typographical corrections.

### **Revision A (February 2016)**

Initial release of this document.

NOTES:

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> <sup>(1)</sup>	¥	<u>/xx</u>	Examples:	
Device 1	ape and Re Option	el Temperature Range	Package	a) MCP2542FD-E/MF:	Extended Temperature, 8-Lead, Plastic Dual Flat No Lead DFN package.
Device:	MCP254	2FD/4FD: CAN FD	Transceiver without WUP O	b) MCP2544WFD-H/MF:	High Temperature, 8-Lead, Plastic Dual Flat No Lead DFN package.
			Transceiver with WUP Option		Tape and Reel, High Temperature, 8-Lead, Plastic Small Outline
Tape and Reel Option:	Blank T	<ul> <li>Standard packaging</li> <li>Tape and Reel<sup>(1)</sup></li> </ul>	(tube or tray)	d) MCP2544WFDT-E/SN:	SOIC package. Tape and Reel, Extended Temperature, 8-Lead, Plastic Small Outline
Temperature Range:		= -40°C to+125°C(Exte = -40°C to +150°C (Hig		e) MCP2542FDT-E/MNY:	SOIC package. Tape and Reel, Extended Temperature, 8-Lead,
Package:	MF	<ul> <li>Plastic Dual Flat No 3 x 3 x 0.9 mm Body</li> </ul>		f) MCP2544WFDT-H/MNY:	Plastic Dual Flat No Lead TDFN package. Tape and Reel, High
	MNY	= Plastic Dual Flat No 2 x 3 x 0.8 mm Body			Temperature, 8-Lead, Plastic Dual Flat No Lead TDFN package.
	SN	= Plastic Small Outline (SOIC), 8-Lead	e – Narrow, 3.90 mm Body	g) MCP2542FDT-E/MFVAO	Tape and Reel, Extended Temperature,
	MFVAO	<ul> <li>Plastic Dual Flat No 3 x 3 x 0.9 mm Body Automotive, AEC-Q1</li> </ul>	(DFN), 8-Lead,		8-Lead, Plastic Dual Flat No Lead DFN package, Automotive AEC-Q100 Qualified.
	MNYVAO	<ul> <li>Plastic Dual Flat No 2 x 3 x 0.8 mm Body Automotive, AEC-Q1</li> </ul>	(TDFN), 8-Lead,	catalog part nu	identifier only appears in the mber description. This
	SNVAO		e – Narrow, 3.90 mm, Body omotive, AEC-Q100 Qualifie	is not printed or with your Micro	d for ordering purposes and the device package. Check chip Sales Office for package the Tape and Reel option.

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

#### For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2016-2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6575-1



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 **Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

> **Germany - Rosenheim** Tel: 49-8031-354-560

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Israel - Ra'anana Tel: 972-9-744-7705

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820