


# PL133-27

# Low-Power, 1.62V to 3.63V, 1:2 Inverting Fanout Buffer IC

### Features

- Two LVCMOS Outputs
- Input/Output Frequency: 1 MHz to 150 MHz
- Supports LVCMOS or Sine-Wave Input Clock
- Extremely Low Additive Jitter
- 8 mA Output Drive Strength
- Low Current Consumption
- Single 1.8V, 2.5V, or 3.3V ±10% Power Supply
- Operating Temperature Range:
  - 0° to +70°C (Commercial)
  - -40° to +85°C (Industrial)
- Available in TDFN-6L Green/RoHS-Compliant Package


### Package Type



### **General Description**

The PL133-27 is an advanced inverting fanout buffer design for high performance, low-power, small form-factor applications. The PL133-27 accepts a reference clock input of 1 MHz to 150 MHz and produces two outputs of the same frequency. Reference clock inputs may be LVCMOS or sine-wave signals (the inputs are internally AC-coupled). PL133-27 is designed to fit in a small 2 mm x 1.3 mm x 0.6 mm TDFN package and offers the best phase noise, jitter performance, and lowest power consumption of any comparable IC.

### **Functional Block Diagram**



# 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Supply Voltage Range (V <sub>DD</sub> )	
Input Voltage Range (V <sub>IN</sub> )	
Output Voltage Range (V <sub>OUT</sub> )	–0.5V to V <sub>DD</sub> +0.5V

**† Notice:** Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. Parts are tested to commercial grade only.

### **AC ELECTRICAL CHARACTERISTICS**

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
	£	1		150	MHz	@ V <sub>DD</sub> = 2.5V and 3.3V
Input Frequency	f <sub>IN</sub>	1		65		@ V <sub>DD</sub> = 1.8V
Input Signal Amplitude	—	0.8	-	V <sub>DD</sub>	V <sub>PP</sub>	Internally AC-coupled
Output Rise Time	t <sub>r</sub>	—	2	3	ns	15 pF Load, 10/90%V <sub>DD</sub> , 3.3V
Output Fall Time	t <sub>f</sub>	—	2	3	ns	15 pF Load, 90/10%V <sub>DD</sub> , 3.3V
Output-to-Output Skew	—	—	-	500	ps	—
Duty Cycle	—	45	50	55	%	Input duty cycle is 50%


## DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Min.	Тур.	Max.	Units	Condition
Supply Current, Dynamic	I <sub>DD</sub>	_	1.8	_		V <sub>DD</sub> = 3.3V, 25 MHz, No Load
		_	1.3	_	mA	V <sub>DD</sub> = 2.5V, 25 MHz, No Load
		—	0.8	—		V <sub>DD</sub> = 1.8V, 25 MHz, No Load
Operating Voltage	V <sub>DD</sub>	1.62	_	3.63	V	—
Output Low Voltage	V <sub>OL</sub>	_	—	0.4	V	I <sub>OL</sub> = +4 mA, V <sub>DD</sub> = 3.3V
Output High Voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OL</sub> = -4 mA, V <sub>DD</sub> = 3.3V
Output Current	I <sub>OSD</sub>	8	—	_	mA	V <sub>OL</sub> = 0.4V, V <sub>OH</sub> = 2.4V, V <sub>DD</sub> = 3.3V

### **TEMPERATURE SPECIFICATIONS**

Parameters	Symbol	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Ambient Operating Temperature	T <sub>A</sub>	-40	_	+85	°C	—	
Storage Temperature	Τ <sub>S</sub>	-65		+150	°C	—	

## 2.0 NOISE CHARACTERISTICS



**FIGURE 2-1:** PL133-27 Additive Phase Jitter.  $V_{DD}$  = 3.3V, CLK = 26 MHz, Integration Range: 12 kHz to 5 MHz, 0.127 ps Typical.

TABLE 2-1:	NOISE CHARACTERISTICS
------------	-----------------------

Parameter	Symbol	Min.	Тур.	Max.	Units	Conditions
Additive Phase Jitter		_	130		<i>t</i> -	V <sub>DD</sub> = 3.3V, Frequency = 26 MHz Offset = 12 kHz ~ 5 MHz
		_	150		ts ts	V <sub>DD</sub> = 3.3V, Frequency = 100 MHz Offset = 12 kHz ~ 20 MHz

When a buffer is used to pass a signal then the buffer will add a little bit of its own noise. The phase noise on the output of the buffer will be a little bit more than the phase noise in the input signal. To quantify the noise addition in the buffer we compare the Phase Jitter numbers from the input and the output. The difference is called Additive Phase Jitter. The formula for the Additive Phase Jitter is as follows:

### EQUATION 2-1:

Additive Phase Jitter =  $\sqrt{\text{Output Phase Jitter}^2 - \text{Input Phase Jitter}^2}$ 

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

IADLE J-I.			
Pin Number	Pin Name	Pin Type	Description
1	FIN	I	Reference clock input.
2	CLK1	0	Clock output (inverted).
3	GND	Р	Ground connection.
4	CLK0	0	Clock output (inverted).
5	VDD	Р	V <sub>DD</sub> connection.
6	OE	I	Output enable input.

#### TARI E 3-1. PIN FUNCTION TABLE

#### 3.1 Layout Recommendations

The following guidelines are to assist you with a performance-optimized PCB design.

### SIGNAL INTEGRITY AND 3.1.1 **TERMINATION CONSIDERATIONS**

- · Keep traces short.
- Trace = Inductor. With a capacitive load this equals ringing.
- Long trace = Transmission Line. Without proper termination this will cause reflections (looks like ringing).
- Design long traces as "striplines" or "microstrips" with defined impedance.
- Match trace at one side to avoid reflections bouncing back and forth.

### 3.1.2 DECOUPLING AND POWER SUPPLY CONSIDERATIONS

- · Place decoupling capacitors as close as possible to the VDD pin to limit noise from the power supply.
- · Multiple VDD pins should be decoupled separately for best performance.
- · The addition of a ferrite bead in series with VDD can help prevent noise from other board sources.
- The value of decoupling capacitor is frequency dependent. Typical values to use are 0.1 µF for designs using crystals <50 MHz and 0.01 µF for designs using crystals >50 MHz.





FIGURE 3-1:


Typical CMOS Termination.

## 4.0 PACKAGING INFORMATION


## 4.1 Package Marking Information



Legend:	<ul> <li>XXX</li> <li>Y</li> <li>YY</li> <li>WW</li> <li>NNN</li> <li>(e3) *</li> <li>(e3, *), ▼</li> </ul>	Product code or customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package. ' Pin one index is identified by a dot, delta up, or delta down (triangle
	be carried characters the corpor	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available of or customer-specific information. Package may or may not include ate logo. (_) and/or Overbar ( <sup>-</sup> ) symbol may not be to scale.



### 6-Lead TDFN 2.0 mm x 1.3 mm Package Outline Drawing and Recommended Land Pattern



NOTES:

### APPENDIX A: REVISION HISTORY

### **Revision A (October 2020)**

- Converted Micrel document PL133-27 to Microchip data sheet DS20006429A.
- Minor text changes throughout.

NOTES:

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

Davit Na	v	v	v	Example	s:
<u>Part No.</u> Device	<u>X</u> Package	<b>≚</b> Temp. Range	<b>-X</b> Packing	20/Ba	d TDFN, 0°C to +70°C Temperature Range, g
Device:	PL133-27:	Low-Power, 1.62V to 3.6 IC	33V, 1:2 Fanout Buffer	b) PL133- 6-Lea 20/Ba c) PL133-	d TDFN, –40° to +85°C Temperature Range, g
Package:	G =	6-Lead 2 mm x 1.3 mm TI	DFN		d TDFN, 0°C to +70°C Temperature Range,
Temperature Range:		0°C to +70°C (NiPdAu Lea –40° to +85°C (NiPdAu Lea		d) PL133- 6-Lea 3,000	d TDFN, –40° to +85°C Temperature Range,
Tape and Reel:	<blank>= R =</blank>	20/Bag 3,000/Reel			
				Note 1:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
  committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
  feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
  other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6891-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.