ETR0202-007a

Voltage Detectors, Delay Circuit Built-In

■GENERAL DESCRIPTION

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-ch open drain output configurations are available.

Since the delay circuit is built-in, peripherals are unnecessary and high density mounting is possible.

APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

■FEATURES

Highly Accurate : ± 2%

Low Power Consumption : $1.0 \mu A(TYP.)[VIN=2.0V]$ **Detect Voltage Range** : 1.6V ~ 6.0V in 0.1V increments

Operating Voltage Range : 0.7V ~ 10.0V **Detect Voltage Temperature Characteristics**

 ± 100 ppm/°C(TYP.)

Built-In Delay Circuit : 1 1ms ~ 50ms

> 2 50ms ~ 200ms 3 80ms ~ 400ms

Output Configuration : N-ch open drain output or CMOS

Operating Ambient Temperature: -30°C~80°C **Packages** : SOT-23

SOT-89


Environmentally Friendly : EU RoHS Compliant, Pb Free

■TYPICAL APPLICATION CIRCUITS

100kΩ VIN VIN VIN Vou Vout Vss CMOS output N-ch open drain output

■TYPICAL PERFORMANCE CHARACTERISTICS


Release Delay Time vs. Ambient Temperature



^{*} No parts are available with an accuracy of ± 1%

XC61F Series

■PIN CONFIGURATION



■PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTIONS	
SOT-23	SOT-89	FIN INAIVIE	FUNCTIONS	
3	2	V _{IN}	Supply Voltage Input	
2	3	V _{SS}	Ground	
1	1	Vout	Output	

■PRODUCT CLASSIFICATION

Ordering Information


XC61F 1234567-8 (*1)

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION	
4	Output Configuration	С	CMOS output	
1		Ν	N-ch open drain output	
23	Dotoct Voltago	16 ~ 60	e.g. 2.5V → ②2, ③5	
23	Detect Voltage	10 ~ 00	e.g. 3.8V → ②3, ③8	
		1	50ms ~ 200ms	
4	Release Output Delay	4	80ms ~ 400ms	
		5	1ms ~ 50ms	
(5)	Detect Accuracy	2	Within ± 2.0%	
	Packages (Order Unit)	MR	SOT-23 (3,000 pcs /Reel)	
6 .7-8 (*1)		MR-G	SOT-23 (3,000 pcs /Reel)	
		PR	SOT-89 (1,000 pcs /Reel)	
		PR-G	SOT-89 (1,000 pcs /Reel)	


^(*1) The "-G" suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

■BLOCK DIAGRAMS

(1) CMOS output



(2) N-ch open drain output



■ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS	
Input Voltage		V _{IN}	V _{SS} -0.3~12.0	V	
Output Current		I _{OUT}	50	mA	
	CMOS		V _{SS} -0.3 ~ V _{IN} + 0.3		
Output Voltage	N-ch open drain	V _{OUT}	Vss -0.3 ~ 9	V	
	output		V55 -0.5 · · · 9		
SOT-23		Pd	250	mW	
Power Dissipation	SOT-89	Fu	500	IIIVV	
Operating Ambient Temperature		Topr	-30~+80	°C	
Storage Temperature		Tstg	-40 ~ +125	°C	

■ELECTRICAL CHARACTERISTICS

Ta = 25°C

PARA	METER	SYMBOL	CONDITION	ONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Detec	t Voltage	VDF			VDF(T) x 0.98	VDF(T)	VDF(T) x 1.02	V	1
Hystere	esis Width	VHYS			VDF x 0.02	VDF x 0.05	VDF x 0.08	V	1
				VIN = 1.5V		0.9	2.6		
				VIN = 2.0V	ı	1.0	3.0		
Supply	y Current	Iss		VIN = 3.0V	-	1.3	3.4	μΑ	2
				VIN = 4.0V	-	1.6	3.8		
				VIN = 5.0V	-	2.0	4.2		
Operati	ng Voltage	VIN	VDF= 1.6V t	o 6.0V	0.7	-	10.0	V	1
				VIN = 1.0V	1.0	2.2	-		
				VIN = 2.0V	3.0	7.7	-		
			N-ch VDS =0.5V	VIN = 3.0V	5.0	10.1	-	mA	3
Output Current	Іоит	VIN = 4.0V		6.0	11.5	-			
		VIN = 5.0V		7.0	13.0	-			
		P-ch VDS=2.1V (CMOS Output)	VIN = 8.0V	-	-10.0	-2.0		4	
Leak	CMOS Output (P-ch)	I _{LEAK}	V _{IN} =V _{DF} x 0.9V, V _{OUT} =0V		-	-0.01	-	μΑ	3
Current	N-ch Open Drain Output	ILEAK	V _{IN} = 10.0V, V _{OUT} =10.0V		-	0.01	0.1	μΑ	3
Temp	t Voltage perature cteristics	$\Delta V_{DF}/$ $(\Delta Topr \cdot V_{DF})$	-30°C≦Topr≦80°C		-	±100	-	ppm/°C	1
Polocco	Release Delay Time (VDR → VOUT inversion)		VIN changes from 0.6V to 10V		50	-	200	ms	(5)
					80		400		
							50		

Note: The power consumption during power-start to output being stable (release operation) is 2μ A greater than it is after that period (completion of release operation) because of delay circuit through current.

VDF (T): Setting detect voltage value Release Voltage: VDR = VDF + VHYS * Release Delay Time: 1ms to 50ms & 80ms to 400ms versions are also available.

■OPERATIONAL EXPLANATION


●CMOS output

- ① When a voltage higher than the release voltage (V_{DR}) is applied to the voltage input pin (V_{IN}), the voltage will gradually fall. When a voltage higher than the detect voltage (V_{DF}) is applied to VIN, output (V_{OUT}) will be equal to the input at VIN
 - Note that high impedance exists at V_{OUT} with the N-ch open drain output configuration. If the pin is pulled up, V_{OUT} will be equal to the pull up voltage.
- ② When V_{IN} falls below V_{DF}, V_{OUT} will be equal to the ground voltage (V_{SS}) level (detect state). Note that this also applies to N-ch open drain output configurations.
- When V_{IN} rises above the V_{SS} level (excepting levels lower than minimum operating voltage), V_{OUT} will be equal to V_{SS} until V_{IN} reaches the V_{DR} level.
- S Although V_IN will rise to a level higher than V_{DR}, V_{OUT} maintains ground voltage level via the delay circuit.
- ⑥ Following transient delay time, V_{IN} will be output at V_{OUT}. Note that high impedance exists with the N-ch open drain output configuration and that voltage will be dependent on pull up.

Notes:

- 1. The difference between V_{DR} and V_{DF} represents the hysteresis range.
- 2. Release delay time (t_{DR}) represents the time it takes for V_{IN} to appear at V_{OUT} once the said voltage has exceeded the V_{DR} level.

Timing Chart



■DIRECTIONS FOR USE

Notes on Use

- 1. Please use this IC within the stated absolute maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, oscillation may occur as a result of voltage drops at R_{IN} if load current (I_{OUT}) exists. It is therefore recommend that no resistor be added. (refer to Oscillation Description (1) below)
- 3. When a resistor is connected between the V_{IN} pin and the power supply with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (I_{OUT}) does not exist. (refer to Oscillation Description (2) below)
- 4. If a resistor (R_{IN}) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above. Further, please ensure that R_{IN} is less than $10k\Omega$ and that C_{IN} is more than 0.1μ F, please test with the actual device. However, N-ch open drain output only. (Figure 1).
- 5. With a resistor (R_{IN}) connected between the V_{IN} pin and the power supply, the V_{IN} pin voltage will be getting lower than the power supply voltage as a result of the IC's supply current flowing through the V_{IN} pin.
- 6. Depending on circuit's operation, release delay time of this IC can be widely changed due to upper limits or lower limits of operational ambient temperature.
- 7. Torex places an importance on improving our products and its reliability.

 However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

Oscillation Description

(1) Oscillation as a result of load current with the CMOS output configuration:

When the voltage applied at power supply, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow through RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the power supply and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current:

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Figure 3).

Since hysteresis exists during detect operations, oscillation is unlikely to occur.




Figure 1. When using an input resistor

■ DIRECTIONS FOR USE (Continued)

Oscillation Description (Continued)




Figure 2. Oscillation in relation to output current








Figure 3. Oscillation in relation to through current


■TEST CIRCUITS














^{*}Not necessary with CMOS output products.


■TYPICAL PERFORMANCE CHARACTERISTICS










(2) Detect Voltage, Release Voltage vs. Ambient Temperature










(3) Output Voltage vs. Input Voltage









(4) N-ch Driver Output Current vs. V_{DS}










■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(4) N-ch Driver Output Current vs. VDS (Continues)










(5) N-ch Driver Output Current vs. Input Voltage










(6) P-ch Driver Output Current vs. Input Voltage






(7) Release Delay Time vs. Ambient Temperature








■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(8) Release Delay Time vs. Input Voltage




XC61F Series

■ PACKAGING INFORMATION

●SOT-23





●SOT-89



■MARKING RULE

●SOT-23, SOT-89





① represents integer of detect voltage and output configuration CMOS output (XC61FC series)

•	,	
MARK	CONFIGURATION	VOLTAGE (V)
Α	CMOS	0.x
В	CMOS	1.x
С	CMOS	2.x
D	CMOS	3.x
E	CMOS	4.x
F	CMOS	5.x
Н	CMOS	6.x

N-ch open drain output (XC61FN series)

CONFIGURATION	VOLTAGE (V)
N-ch	0.x
N-ch	1.x
N-ch	2.x
N-ch	3.x
N-ch	4.x
N-ch	5.x
N-ch	6.x
	N-ch N-ch N-ch N-ch N-ch

2 represents decimal number of detect voltage

© represente desimal number of detest voltage				
MARK	VOLTAGE (V)	MARK	VOLTAGE (V)	
0	x.0	5	x.5	
1	x.1	6	x.6	
2	x.2	7	x.7	
3	x.3	8	x.8	
4	x.4	9	x.9	

3 represents delay time

VOLTAGE (V)	DELAY TIME		
5	50 ~ 200ms		
6	80 ~ 400ms		
7	1 ~ 50ms		

④ represents assembly lot number (Based on internal standards)