

2.6 Watt Mono Filter-Free Class-D Audio Power Amplifier

Features

Efficiency With an 8-Ω Speaker:
88% at 400 mW
80% at 100 mW
3.8mA Quiescent Current
0.4μA Shutdown Current
Optimized PWM Output Stage Eliminates LC Output Filter
Internally Generated 250-kHz Switching Frequency Eliminates Capacitor and Resistor
Improved PSRR (-75 dB) and Wide Supply Voltage (2.5 V to 5.5 V) Eliminates Need for a
Voltage Regulator
Fully Differential Design Reduces RF Rectification and Eliminates Bypass Capacitor
Improved CMRR Eliminates Two Input Coupling Capacitors
MSOP8 and SOP8 package

General Description

The BL6306 is a 2.6W high efficiency filter-free class-D audio power amplifier that requires only three external components.

Features like 88% efficiency, -75dB PSRR, and improved RF-rectification immunity make the BL6306 ideal for cellular handsets. In cellular handsets, the earpiece, speaker phone, and melody ringer can each be driven by the BL6306.

Applications

	Mobile phone,	PDA,	MID
	MP3/4、PMP		
ו	Portable electro	nic dev	ices


Order Information

Part Number	Package Shipping		
BL6306MM	MSOP8	3000 pcs / Tape & Reel	
BL6306SO	SOP8	2500 pcs / Tape & Reel	



Pin Diagrams


SOP8/MSOP8 PACKAGE (TOP VIEW)



Pin Description

Pin #	Name	Description
1	SDB	Shutdown terminal (low active)
2	NC NC (No internal connection)	
3	IN+	Positive differential input
4	IN-	Negative differential input
5	VO+	Positive BTL output
6	VDD	Power Supply
7	PGND	Power Ground
8	VO- Negative BTL output	

Function Block Diagram



Notes: Total Voltage Gain = $Av1 \times Av2 = 2 \times \frac{150k}{R_I}$

Figure 1. Function Block Diagram



Application Circuit




Figure 2. BL6306 Application Schematic With Differential Input




Figure 3. BL6306 Application Schematic With Differential Input and Input Capacitors




Figure 4. BL6306 Application Schematic With Single-Ended Input



Absolute Maximum Ratings

Supply Voltage -0.3 V to 6V Input Voltage -0.3 V to VDD+0.3 V Storage Temperature $-65 ^{\circ}\text{C} \text{ to } +150 ^{\circ}\text{C}$ Operating Temperature Range $-40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$

NOTE: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Rating indicate conditions for which the device is functional, but do not guarantee specific performance limits.

Electrical Characteristics

The following specifications apply for the circuit shown in Figure 5.

 $T_A = 25 \,^{\circ}\text{C}$, unless otherwise specified.

6 1 1	Parameter	Conditions	Spec			T T •4
Symbol			Min.	Тур.	Max.	Units
I_{SD}	Shutdown Current	V _{IN} =0V, V _{SDB} =0V, No Load		0.4	2	uA
		$V_{DD} = 2.5V$, $V_{IN} = 0V$, No Load		2.2	3.2	
I_Q	Quiescent Current	$V_{DD} = 3.6V$, $V_{IN} = 0V$, No Load		2.6		mA
		$V_{DD} = 5.5V$, $V_{IN} = 0V$, No Load		3.8	8	
W	O to 10 Mort William	$V_{IN} = 0V, A_V = 2V/V,$		2	25	
$ V_{OS} $	Output Offset Voltage	$V_{\rm DD} = 2.5 \text{V to } 5.5 \text{V}$		2	25	mV
PSRR	Power Supply Rejection Ratio	$V_{DD} = 2.5 \text{V to } 5.5 \text{V}$		-75		dB
		$V_{DD} = 2.5 \text{V to } 5.5 \text{V},$				
CMRR	Common Mode Rejection Ratio	$V_{IC} = V_{DD}/2$ to 0.5V,		-68		dB
		$V_{IC} = V_{DD}/2$ to $V_{DD} - 0.8V$				
F_{SW}	Modulation frequency	$V_{DD} = 2.5 \text{V to } 5.5 \text{V}$	200	250	300	kHz
	Valta an anim	V - 25V4: 55V	270k	300k	330k	17/17
$A_{ m V}$	Voltage gain	$V_{\rm DD} = 2.5 \text{V to } 5.5 \text{V}$	$R_{_{\rm I}}$	$R_{\rm I}$	R_{I}	V/V
R_{SDB}	Resistance from SDB to GND			300		kΩ
$Z_{\rm I}$	Input impedance		135	150	165	kΩ
T_{WU}	Wake-up time from shutdown	$V_{DD} = 3.6V$		32		mS
		$V_{DD} = 2.5V$		700		
r _{DS(on)}	Drain-Source resistance (on-state)	$V_{DD} = 3.6V$		500		mΩ
		$V_{DD} = 5.5V$		400		
V_{SDIH}	Shutdown Voltage Input High		1.3			V
$V_{ m SDIL}$	Shutdown Voltage Input Low				0.4	V



Operating Characteristics

 \Box $V_{DD} = 5V$, $R_I = 150k\Omega$, $T_A = 25^{\circ}C$, unless otherwise specified.

Cymh al	Parameter	Conditions	Spec			IIm:4a
Symbol			Min.	Тур.	Max.	Units
		THD+N=10%, f=1KHz, $R_L = 4\Omega$		2.60		
D	Output Power	THD+N=1%, f=1KHz, $R_L = 4\Omega$		2.10		W
P_{O}		THD+N=10%, f=1KHz, $R_L = 8\Omega$		1.60		
		THD+N=1%, f=1KHz, $R_L = 8\Omega$		1.30		
THEAN	Total Harmonic	D1 0W 6-11-11- D 90		0.21		%
THD+N	Distortion + Noise	$p=1.0$ Wrms, $f=1$ kHz, $R_L=8\Omega$		0.21		%0
SNR	Signal-to-Noise ratio	V_{DD} =5V, Po=1.0Wrms, R_L = 8 Ω		91		dB

Arr V_{DD} = 3.6V, R_I = 150k Ω , T_A = 25 $^{\circ}$ C, unless otherwise specified.

C	Payamatan Canditions		Spec			TI:4	
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
		THD+N=10%, f=1KHz, $R_L = 4$	Ω		1.35		
D	Outrout Bosses	THD+N=1%, f=1KHz, $R_L = 4\Omega$	2		1.08		337
P _O	Output Power	THD+N=10%, f=1KHz, $R_L = 8$	Ω		0.85		W
		THD+N=1%, $f=1KHz$, $R_L = 8\Omega$	2		0.69		
THD+N	Total Harmonic Distortion + Noise	Po=0.5Wrms, f=1kHz, $R_L = 8\Omega$	Po=0.5Wrms, f=1kHz, $R_L = 8\Omega$		0.21		%
K _{SVR}	Supply ripple rejection ratio	V _{DD} = 3.6V, input ac-grounded f=217Hz, V(Ripple)=200mV _{PP}	$V_{DD} = 3.6V$, input ac-grounded with $C_I = 2uF$ =217Hz, V(Ripple)=200m V_{PP}		-65		dB
3.7	0 (0) (1) (1)	$V_{\rm DD} = 3.6 \text{V}$, input ac-grounded	No weighting		100		17
V_n	Output voltage noise	with $C_I = 2uF$, $f=20\sim20kHz$	A weighting		75		uV_{RMS}
CMRR	Common Mode Rejection Ratio	$V_{DD} = 3.6V, V_{IC} = 1 V_{PP}, f = 217Hz$			-70		dB

\Box $V_{DD} = 2.5V$, $R_I = 150k\Omega$, $T_A = 25^{\circ}C$, unless otherwise specified.

Cymh al	Parameter	Conditions	Spec			TT . •4
Symbol			Min.	Тур.	Max.	Units
		THD+N=10%, f=1KHz, $R_L = 4\Omega$		0.60		
D	Output Power	THD+N=1%, f=1KHz, $R_L = 4\Omega$		0.51		W
P_{O}		THD+N=10%, f=1KHz, $R_L = 8\Omega$		0.40		vv
		THD+N=1%, f=1KHz, $R_L = 8\Omega$		0.33		
THD+N	Total Harmonic	Po=0.2Wrms, f=1kHz, $R_I = 8\Omega$		0.21		%
IHD+N	Distortion + Noise	$^{2}0=0.2 \text{ wrms, } i=1 \text{ kHz, } K_{L}=8 \Omega 2$		0.21		/0



Test Circuit




Figure 5. BL6306 test set up circuit




Figure 6. 30-kHz LPF for BL6306 test

Notes: 1>. C_S should be placed as close as possible to VDD/GND pad of the device

- 2>. Ci should be shorted for any Common-Mode input voltage measurement
- 3>. A 33uH inductor should be used in series with R_L for efficiency measurement
- 4>. The 30 kHz LPF (shown in figure 5) is required even if the analyzer has an internal LPF

Component Recommended

Due to the weak noise immunity of the single-ended input application, the differential input application should be used whenever possible. The typical component values are listed in the table:

$R_{\rm I}$	C_{I}	C_{S}
150 k	3.3 nF	2 uF



- (1) C_I should have a tolerance of $\pm 10\%$ or better to reduce impedance mismatch.
- (2) Use 1% tolerance resistors or better to keep the performance optimized, and place the R_I close to the device to limit noise injection on the high-impedance nodes.

Input Resistors (R_I) & Capacitors (C_I)

The input resistors (R_I) set the total voltage gain of the amplifier according to Eq1

$$Gain = \frac{2 \times 150k\Omega}{R_I} \quad \left(\frac{V}{V}\right)$$
 Eq.

The input resistor matching directly affects the CMRR, PSRR, and the second harmonic distortion cancellation.

If a differential signal source is used, and the signal is biased from $0.5V \sim V_{DD}$ -0.8V (shown in Figure2), the input capacitor (C₁) is not required.

If the input signal is not biased within the recommended common-mode input range in differential input application (shown in Figure 3), or in a single-ended input application (shown in Figure 4), the input coupling capacitors are required.

If the input coupling capacitors are used, the R_I and C_I form a high-pass filter (HPF). The corner frequency (f_C) of the HPF can be calculated by Eq2

$$f_C = \frac{1}{2\pi \cdot R_I \cdot C_I} \quad (Hz)$$
 Eq2


Decoupling Capacitor (C_S)

A good low equivalent-series-resistance (ESR) ceramic capacitor (C_S), used as power supply decoupling capacitor (C_S), is required for high power supply rejection (PSRR), high efficiency and low total harmonic distortion (THD). C_S is $2\mu F$, placed as close as possible to the device VDD pin.





Package Dimensions

SOP8



MSOP8





- 2. 所有尺寸为㎜; 3. 视图方向:←________

