

IMH512M32H2D2ENA


1. FEATURES

LPDDR4X

- \cdot VDD1 = 1.8V (1.7V to 1.95V)
- \cdot VDD2 = 1.1V (1.06V to 1.17V)
- \cdot VDDQ = 0.6V (0.57V to 0.65V)
- · Programmable CA ODT and DQ ODT with VSSQ termination
- · VOH compensated output driver
- · Single data rate command and address entry
- · Double data rate architecture for data Bus;
- two data accesses per clock cycle
- Differential clock inputs (CK_t, CK_c)
- · Bi-directional differential data strobe (DQS_t, DQS_c)
- · DMI pin support for write data masking and DBIdc functionality
- · Programmable RL (Read Latency) and WL (Write Latency)
- · Burst length: 16 (default), 32 and On-the-fly
- On the fly mode is enabled by MRS
- · Auto refresh and self refresh supported
- · All bank auto refresh and directed per bank auto refresh supported
- · Auto TCSR (Temperature Compensated Self Refresh)
- · PASR (Partial Array Self Refresh) by Bank Mask and Segment Mask
- · Background ZQ Calibration



Functional Block Diagram






2. Package ballout & Addressing

2.1. FBGA package

2.1.1. 200 balls, 10x15mm², 0.8 x 0.65mm pitch



Top View

200ball LPDDR4 (2CH) only




Notes:

- 1. 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows
- 2. Top View, A1 in top left corner
- 3. ODT_CA_[x] balls are wired to ODT_CA)_[x] pads of Rank 0 DRAM die. The ODT input to other rank (if present) will be connected to VSS in the package.
- 4. ZQ2, CKE2_A, CKE2_B, CS2_A, and CS2_B balls are reserved for 3-rank package. For 1-rank and 2-rank package those balls are NC



2.2. Mechanical specification

200 Ball 0.65/0.80mm pitch 10.00mm x 15.00mm FBGA [t = 1.00mm max]






2.3. LPDDR4 Pad Sequence

Ch. A Top				
1	VDD2			
2	VSS			
3	VDD1			
4	VDD2			
5	VSS			
6	VSSQ			
7	DQ8_A			
8	VDDQ			
9	DQ9_A			
10	VSSQ			
11	DQ10_A			
12	VDD2			
13	DQ11_A			
14	VSSQ			
15	DQS1_t_A			
16	DQS1_c_A			
17	VDDQ			
18	DMI1_A			
19	VSSQ			
20	DQ12_A			
21	VDD2			
22	DQ13_A			
23	VSSQ			
24	DQ14_A			
25	VDDQ			
26	DQ15_A			
27	VSSQ			
28	ZQ			
29	VDDQ			
30	VDD2			
31	VDD1			
32	VSS			
33	CA5_A			
34	CA4_A			
35	VDD2			
36	CA3_A			
37	CA2_A			
38	VSS			

39	CK_c_A
40	CK_t_A
41	VDD2
42	CKE_A
43	CS_A
44	VSS
45	CA1_A
46	CAO_A
47	VDD2
48	ODT(ca)_A
49	VSS
50	VDD1
51	VSSQ
52	DQ7_A
53	VDDQ
54	DQ6_A
55	VSSQ
56	DQ5_A
57	VDD2
58	DQ4_A
59	VSSQ
60	DMI0_A
61	VDDQ
62	DQS0_c_A
63	DQS0_t_A
64	VSSQ
65	DQ3_A
66	VDD2
67	DQ2_A
68	VSSQ
69	DQ1_A
70	VDDQ
71	DQ0_A
72	VSSQ
73	VSS
74	VDD2
75	VDD1
76	VSS
77	VDD2
Ch.	A Bottom



Ch. B Top			
1	VDD2		
2	VSS		
3	VDD1		
4	VDD2		
5	VSS		
6	VSSQ		
7	DQ8_B		
8	VDDQ		
9	DQ9_B		
10	VSSQ		
11	DQ10_B		
12	VDD2		
13	DQ11_B		
14	VSSQ		
15	DQS1_t		
16	DQS1_c		
17	VDDQ		
18	DMI1_B		
19	VSSQ		
20	DQ12_B		
21	VDD2		
22	DQ13_B		
23	VSSQ		
24	DQ14_B		
25	VDDQ		
26	DQ15_B		
27	VSSQ		
28	RESET_n		
29	VDDQ		
30	VDD2		
31	VDD1		
32	VSS		
33	CA5_B		
34	CA4_B		
35	VDD2		
36	CA3_B		
37	CA2_B		
38	VSS		

39	CK_c_B
40	CK_t_B
41	VDD2
42	CKE_B
43	CS_B
44	VSS
45	CA1_B CA0_B
46	
47	VDD2
48	ODT(ca)_B
49	VSS
50	VDD1
51	VSSQ
52	DQ7_B
53	VDDQ
54	DQ6_B
55	VSSQ
56	DQ5_B VDD2
57	
58	DQ4_B
59	VSSQ
60	DMI0_B
61	VDDQ
62	DQS0_c
63	DQS0_t
64	VSSQ
65	DQ3_B
66	VDD2
67	DQ2_B
68	VSSQ
69	DQ1_B
70	VDDQ
71	DQ0_B
72	VSSQ
73	VSS
74	VDD2
75	VDD1
76	VSS
77	VDD2
Ch.	B Bottom

- 1. Applications are recommended to follow bit/byte assignments. Bit or Byte swapping at the application level requires review of MR and calibration features assigned to specific data bits/bytes.
- 2. Additional pads are allowed for DRAM mfg-specific pads ("DNU"), or additional power pads as long as the extra pads are grouped with like-named pads.



2.4. Pin Description

Symbol	Туре	Description
CK_t_A, CK_c_A	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command,
CK_t_B, CK_c_B		and control input signals are sampled on the crossing of the positive edge of
		CK_t and the negative edge of CK_c. AC timings for CA parameters are refer-
		enced to CK. Each channel (A & B) has its own clock pair.
CKE_A	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal
CKE_B		clock circuits, input buffers, and output drivers. Power-saving modes
		are entered and exited via CKE transitions.
		CKE is part of the command code. Each channel (A & B) has its own CKE sig-
		nal.
CS_A	Input	Chip Select: CS is part of the command code. Each channel (A & B)
CS_B		has its own CS signal.
CA[5:0]_A,	Input	Command/Address Inputs: Provide the Command and Address in-
CA[5:0]_B		puts according to the Command Truth Table. Each channel (A&B) has
		its own CA signals.
ODT_CA_A	Input	CA ODT Control: The ODT_CA pin is ignored by LPDDR4X devices.
ODT_CA_B		ODT_CS/CA/CK function is fully controlled through MR11 and MR22.
		The ODT_CA pin shall be connected to either VDD2 or VSS.
DQ[15:0]_A,	I/O	Data Input/Output: Bi-direction data bus.
DQ[15:0]_B		
DQS[1:0]_t_A,	I/O	Read Strobe: DQS_t and DQS_c are bi-directional differential output
DQS[1:0]_c_A,		clock signals used to strobe data during a READ or WRITE. The Data
DQS[1:0]_t_B,		Strobe is generated by the DRAM for a READ and is edge-aligned with
DQS[1:0]_c_B		Data. The Data Strobe is generated by the Memory Controller for a
		WRITE and is center aligned with Data. Each byte of data has a Data
		Strobe signal pair.
		Each channel (A & B) has its own DQS strobes.
DMI[1:0]_A,	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven
DMI[1:0]_B		HIGH when the data on the data bus is inverted, or driven LOW when
		the data is in its normal state. Data Inversion can be disabled via a
		mode register setting. Each byte of data has a DMI signal. Each chan-
		nel (A & B) has its own DMI signals. This signal is also used along with
		the DQ signals to provide write data masking information to the
		DRAM. The DMI pin function - Data Inversion or Data Mask - depends
		on Mode Register Setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength
		and the termination resistance. There is one ZQ pin per die. The ZQ
		pin shall be connected to VDDQ through a 240- Ω ± 1% resistor.



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

Symbol	Туре	Description
VDD1, VDD2, VDDQ	Supply	Power Supplies: Isolated on the die for improved noise immunity.
VSS	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET pin resets both channels of
		the die.

Note

^{1. &}quot;_A" and "_B" indicate DRAM channel. "_A" pads are present in all devices. "_B" pads are present in dual channel SDRAM devices only



3. Functional Description

LPDDR4-SDRAM is a high-speed synchronous DRAM device internally configured with either 1 or 2 channels. Single-channel is comprised of 8-banks with from 1 Gb to 16 Gb per channel density. Dual-channel is comprised of 8-banks with from 2 Gb to 32 Gb per channel density. These devices contain the following number of bits:

Single-channel SDRAM devices contain the following number of bits:

1Gb has 1,073,741,824 bits

2Gb has 2,147,483,648 bits

3Gb has 3,221,225,472 bits

4Gb has 4,294,967,296 bits

6Gb has 6,442,450,944 bits

8Gb has 8,589,934,592 bits

12Gb has 12,884,901,888 bits

16Gb has 17,179,869,184 bits

Dual-channel SDRAM devices contain the following number of bits:

2Gb has 2,147,483,648 bits

4Gb has 4,294,967,296 bits

6Gb has 6,442,450,944 bits

8Gb has 8,589,934,592 bits

12Gb has 12,884,901,888 bits

16Gb has 17,179,869,184 bits


24Gb has 25,769,803,776 bits

32Gb has 34,359,738,368 bits

LPDDR4 devices use multi cycle of single data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address and bank information. Each command uses two clock cycles, during which command information is transferred on positive edge of the corresponding clock.

These devices also use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4 SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR4 SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and





BA bits registered coincident with the Activate command are used to select the row and the bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4 SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation



3.1. LPDDR4 SDRAM Addressing

Memory Density (per Die) 2Gb		4Gb	6Gb	8Gb	12Gb	16Gb	
	ory Density channel)	1Gb	2Gb	3Gb	4Gb	6Gb	8Gb
Configuration 8 Mb x 16 DQ x 8 banks x 2 channels			16 Mb x 16 DQ x 8 banks x 2 channels	24 Mb x 16 DQ x 8 banks x 2 channels	32 Mb x 16 DQ x 8 banks x 2 channels	48Mb x 16DQ x 8 banks x 2 channels	64 Mb x 16 DQ x 8 banks x 2 channels
	er of Chan- er die	2	2	2	2	2	2
per Cl	er of Banks hannel	8	8	8	8	8	8
	rray Pre-fetch bits, per channel)		256	256	256	256	256
Number of Rows per Channel		8,192	16,384	24,576	32,768	49,152	65,536
Number of Col- umns (fetch boundaries)		64	64	64	64	64	64
Page Size (Bytes)		2048	2048	2048	2048	2048	2048
(Bits	nel Density per channel)	1,073,741,824	2,147,483,648	3,221,225,472	4,294,967,296	6,442,450,944	8,589,934,592
Total Density (Bits per die) 2,		2,147,483,648	4,294,967,296	6,442,450,944	8,589,934,592	12,884,901,88 8	17,179,869,18 4
Bank Address BA0		BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2	BA0 - BA2
Row Addresses		R0 - R12	R0 - R13	R0 – R14 (R13=0 when R14=1)	R0 - R14	R0 – R15 (R14=0 when R15=1)	R0 - R15
1	Column Addresses	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9	C0 - C9
	Starting ess Boundary	64-bit	64-bit	64-bit	64-bit	64-bit	64-bit

^{1.} The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.

^{2.} Row and Column address values on the CA bus that are not used for a particular density is required to at valid logic levels.

^{3.} For non-binary memory densities, only half of the row address space is valid. When the MSB address bit is "HIGH", then the MSB 1 address bit must be "LOW".

^{4.} The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.



3.2. Simplified State Diagram

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.





Figure - Simplified State Diagram



Figure - Simplified Bus Interface State Diagram



Notes:

- 1. From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.
- 2. In IDLE state, all banks are pre-charged.
- 3. In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 4. In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.
- 5. This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
- 6. States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).
- 7. The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.



3.2.1. Power-up and Initialization

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as following table.

Table - MRS defaults settings

Item	MRS	Default setting	Description
FSP-OP/WR	MR13 OP[7:6]	00B	FS-OP/WR[0] are enabled
WLS	MR2 OP[6]	0B	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000B	WL = 4
RL	MR2 OP[2:0]	000B	RL = 6, nRTP = 8
nWR	MR1 OP[6:4]	000B	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00B	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000B	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000B	DQ ODT is disabled
Vref(ca) Setting	MR12 OP[6]	1B	Vref(ca) Range[1] enabled
Vref(ca) value	MR12 OP[5:0]	001101B	Range1: 27.2% of VDDQ
Vref(DQ) Setting	MR14 OP[6]	1B	Vref(DQ) Range[1] enabled
Vref(DQ) Value	MR14 OP[5:0]	001101B	Range1: 27.2% of VDDQ

3.2.1.1. Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

1. While applying power (after Ta), RESET_n is recommended to be LOW (≤0.2 x VDD2) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET_n is held LOW. Power supply voltage ramp requirements are provided in Table "Voltage Ramp Conditions". VDD1 must ramp at the same time or earlier than VDD2. VDD2 must ramp at the same time or earlier than VDDQ.

Table - Voltage Ramp Conditions

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV

Note:

- 1. Ta is the point when any power supply first reaches 300mV.
- 2. Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined ranges.
- 4. Power ramp duration tINITO (Tb-Ta) must not exceed 20ms.
- 5. The voltage difference between any of VSS and VSSQ pins must not excess 100mV.
- 2. Following the completion of the voltage ramp (Tb), RESET_n must be maintained LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between Vssq and Vddq during voltage ramp to avoid latch-up. CKE, CK_t, CK_c, CS_n and CA input levels must be between Vss and VDD2 during voltage ramp to avoid latch-up.
- 3. Beginning at Tb, RESET_n must remain LOW for at least tINIT1(Tc), after which RESET_n can be de-asserted to HIGH(Tc). At least 10ns before Reset_n de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".






Figure - Power Ramp and Initialization Sequence

Note

- 1. Training is optional and may be done at the system architects discretion. The training sequence after ZQ_CAL Latch(Th, Sequence7~9) in the above figure, is simplified recommendation and actual training sequence may vary depending on systems.
- 4. After RESET_n is de-asserted(Tc), wait at least tINIT3 before activating CKE. Clock(CK_t,CK_c) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
- 5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands(Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
- 6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory(Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
- 7. After tZQLAT is satisfied (Th) the command bus (internal VREF(ca), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(ca) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.

The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the

IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)



results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/exit the training mode.

- 8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high(Ti). See write leveling section for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS_t/_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.
- 9. After write leveling, the DQ Bus (internal VREF(dq), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(dq)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(dq) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
- 10. At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

	rable lindalization rinning ratameters						
Parameter	Value		Unit	Comment			
rarameter	Min	Max	Oille	Comment			
tINIT0		20	ms	Maximum Voltage Ramp Time			
tINIT1	200		us	Minimum RESET_n LOW time after completion of voltage ramp			
tINIT2	10		ns	Minimum CKE LOW time before RESET_n goes HIGH			
tINIT3	2		ms	Minimum CKE LOW time after RESET_n goes HIGH			
tINIT4	5		tCK	Minimum stable clock before first CKE HIGH			
tINIT5	2		us	Minimum idle time before first MRW/MRR command			
tZQCAL	1		us	ZQ Calibration time			
tZQLAT	Max(30ns.8tCK)		ns	ZQCAL latch quite time			
tCKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot			

Table - Initialization Timing Parameters

Notes

- 1. Min tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

3.2.1.2. Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET_n below 0.2 x VDD2 anytime when reset is needed. RESET_n needs to be maintained for minimum tPW_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET_n.
- 2. Repeat steps 4 to 10 in "3.2.1.1. Voltage Ramp and Device Initialization" section.

Table - Reset Timing Parameter

Parameter	Va	lue	Unit	Comment	
rarameter	Min	Max	Oilic	Comment	
tPW_RESET	100	-	ns	Minimum RESET_n low time for Reset Initialization with stable power	



3.2.2. Power-off Sequence

3.2.2.1. Controlled Power-off

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 X VDD2) and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. RESET_n, CK_t, CK_c, CS and CA input levels must be between VSS and VDD2 during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

Table - Power Supply Conditions for Power-off

Between	Applicable Conditions
TX and TZ	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV

Note: The voltage difference between any of VSS, VSSQ pins must not exceed 100mV

3.2.2.2. Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5V/ µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table - Timing Parameters for Power-off

Symbol	Va	lue	Unit	Comment
Symbol	Min	Max		Comment
tPOFF		2	S	Maximum Power-off ramp time



3.3. Mode Register Definition

Table below shows the mode registers for LPDDR4 SDRAM. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

Table. Mode Register Assignment

MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	ОР3	OP2	OP1	OP0	Link
0	00H	Device Information	R	Reserved	RFU	Single ended mode	RZ	'QI	RFU	Latency Mode	Refresh Mode	MR0
1	01H	Device Feature 1	W	RPST	n	WR (for Al	P)	RD- PRE	WR- PRE	Е	SL.	MR1
2	02H	Device Feature 2	W	WR Lev	WLS		WL			RL		MR2
3	03H	IO Configuration 1	W	DBI- WR	DBI- RD		PDDS		PPRP	WR-PST	PU-CAL	MR3
4	04H	Refresh Rate	R/W	TUF	Therma	l Offset	PPRE	SR Abort	Į.	Refresh Rat	е	MR4
5	05H	Basic Configuration 1	R			L	PDDR4 Mai	nufacturer 1	ID			MR5
6	06H	Basic Configuration 2	R				Revisio	on ID-1				MR6
7	07H	Basic Configuration 3	R				Revisio	on ID-2				MR7
8	08H	Basic Configuration 4	R	IO V	Vidth		Der	nsity		Ту	ре	MR8
9	09H	Test Mode	W			Ve	endor Speci	ific Test Mo	de			MR9
10	0AH	ZQ Reset	W				RFU				ZQ Reset	MR10
11	0BH	ODT Feature	W	RFU		CA ODT		RFU		DQ ODT		MR11
12	0CH	VREF(ca) R0	R/W	RFU	VR-CA			VRE	F(ca)			MR12
13	0DH	Functional options	W	FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT	MR13
14	0EH	VREF(dq)	R/W	RFU	VR(dq)			VRE	(dq)			MR14
15	0FH	Invert Register 0	W			Lower I	Byte Invert	for DQ Cal	ibration			MR15
16	10H	PASR Bank	W				PASR Ba	nk Mask				MR16
17	11H	PASR Segment	W				PASR Seg	ment Mask				MR17
18	12H	DQS Oscillator 1	R			DC	QS Oscillato	or Count - L	.SB			MR18
19	13H	DQS Oscillator 2	R			DÇ	S Oscillato	r Count - M	1SB			MR19
20	14H	Invert Register 1	W			Upper I	Byte Invert	for DQ Cal	ibration			MR20
21	15H	Vendor Specific	N/A	RI	=U	Low Speed CA buffer			RFU			MR21
22	16H	SOC ODT Feature	W	RF	=U	ODTD-CA	ODTE-CS	ODTE-CK		CODT		MR22
23	17H	DQS Oscillator Run Time	W		DO	QS Oscillat	or Interval	Timer Run	Time Sett	ing		MR23
24	18H	TRR	R/W	TRR	TRR	R Bank Add	ress	U-MAC		MAC Value	1	MR24
25	19H	PPR Resource	R			Post	Package R	epair Reso	urces			MR25
26	1AH	RFU	N/A			R	Reserved fo	r Future Us	se			MR26
27	1BH	RFU	N/A			R	Reserved fo	r Future Us	se .			MR27
28	1CH	RFU	N/A			R	Reserved fo	r Future Us	se			MR28
29	1DH	RFU	N/A			R	Reserved fo	r Future Us	se			MR29
30	1EH	RFU	N/A			R	Reserved fo	r Future Us	se		MR30	
31	1FH	RFU	N/A			R	Reserved fo	r Future Us	se			MR31
32	20H	DQ Calibration - Pattern A	W									
33:39	21H:27H	DNU	N/A				Do No	ot Use				



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

MR#	MA <5:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0	Link
40	28H	DQ Calibration - Pattern B	W			See	"DQ Calib	ration" sec	tion	•		MR40
41:47	29H:2FH	DNU	N/A				Do No	ot Use				
48:50	30H:32H	RFU	N/A			R	eserved fo	r Future Us	se			
51	33H	Single ended mode	W		RF	ŧυ		Single ended Clock	Single ended WDQS	Single ended RDQS	RFU	MR51
52:63	34H:3FH	RFU	N/A			R	eserved fo	r Future Us	se			

- 1. RFU bits should be set to '0' during mode register writes
- 2. RFU bits should be read as '0' during mode register reads
- 3. All mode registers that are specified as RFU or Write-only shall return undefined data when read and DQS_t/DQS_c shall be toggled
- 4. All mode registers that are specified as RFU shall not be written
- 5. See vendor device datasheet for details on vendor-specific mode registers
- 6. Writes to Read-only registers shall have no effect on the functionality of the device

3.3.1. MR0 Register Information (MA[5:0] = 00H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved	RFU	Single end-	D7	'QI	RFU	Latency	Refresh
Reserved	NI U	ed mode	KZ	.Qı	KI U	Mode	Mode

Function	Register Type	Operand	Data	Notes
Refresh Mode		OP[0]	0B: Both legacy & modified refresh mode supported	
Their esti i lode		0.[0]	1B: Only modified refresh mode supported	
Latency Mode		OP[1]	0B: Device supports normal latency	6,7
Latericy Mode		Or[I]	1B: Device supports byte mode latency	0,7
			00B: RZQ Self-Test Not Supported	
	Dood only		01B: ZQ pin may connect to VSS or float	
RZQI	Read-only	OP[4:3]	10B: ZQ-pin may short to VDDQ	1 2 2 4
(Built-in Self-Test for RZQ)		UP[4:3]	11B: ZQ-pin Self-Test Completed, no error condition	1,2,3,4
			detected (ZQ-pin may not connect to VDDQ or float,	
			nor short to VSS)	
Single ended mode		OP[5]	0B: No supports for single ended mode	8
Single ended mode		UP[5]	1B: Supports for single ended mode	0

Notes

- 1. RZQI MR value, if supported, will be valid after the following sequence:
 - a. Completion of MPC ZQCAL Start command to either channel.
 - b. Completion of MPC ZQCAL Latch command to either channel then tZQLAT is satisfied. RZQI value will be lost after Reset.
- 2. If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01B or OP[4:3] = 10B might indicate might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected.
- 3. In the case of possible assembly error, the LPDDR4-SDRAM device will default to factory trim settings for RON, and will ignore ZQ Calibration commands. In either case, the device may not function as intended.
- 4. If ZQ Self-Test returns OP[4:3] = 11B, the device has detected a resistor connected to the ZQ-pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e. $240\Omega \pm 1\%$).
- 5. CATR functionality may not provide right information whether CA termination is turned on or not. However, CA termination is



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

required to be decided with the combination of MR22 OP[5] and MR11 OP[6:4] which shows CA ODT values. It is recommended for user to have CATR information with the combination ODT_PAD and MR11 OP[6:4]. MR0 OP[7] indicate 1'B only when MR22 OP[5] is high and MR11 OP[6:4] is not 000'b.

- 6. For the byte mode LPDDR4 SDRAM device, longer latency is required. The LPDDR4 SDRAM device will set MR0 OP[1]=1 to indicate which latencies are supported. See section for byte-mode latency for the details.
- 7. Devices not intended to be combined with byte mode devices are not required to support byte mode latency.
- 8. Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51.

3.3.2. MR1 Register Information (MA[5:0] = 01H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
RPST	n	WR (for Al	P)	RD-PRE	WR-PRE	В	BL

Function	Register Type	Operand	Data	Notes
BL (Burst Length)		OP[1:0]	00B: BL=16 Sequential (default) 01B: BL=32 Sequential 10B: BL=16 or 32 Sequential (on-the-fly) All Others: Reserved	1,5,6
WR-PRE (WR Pre-amble Length)		OP[2]	0B: Reserved 1B: WR Pre-amble = 2nCK (default)	5,6
RD-PRE (RD Pre-amble Type)		OP[3]	0B: RD Pre-amble = Static (default) 1B: RD Pre-amble = Toggle	3,5,6
nWR (Write-Recovery for Auto Precharge commands)	Write-only	OP[6:4]	000B: nWR = 6 (default) 001B: nWR = 10 010B: nWR = 16 011B: nWR = 20 100B: nWR = 24 101B: nWR = 30 110B: nWR = 34 111B: nWR = 40	2,5,6
RPST (RD Post-amble Length)		OP[7]	0B: RD Post-amble = 0.5*tCK (default) 1B: RD Post-amble = 1.5*tCK	4,5,6

- 1. Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.
- 2. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. See Table, "Frequency Ranges for RL, WL, and nWR Settings" later in this section
- 3. For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the pre-amble section for a drawing of each type of pre-amble.
- 4. OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



3.3.2.1. Burst Sequence

Table - Burst Sequence for Read

Ruret	Ruret																Burs	st Cy	/cle	Num	ber	and	Burs	st Ad	ddres	ss S	eque	ence										
Burst Length	Туре	C4	C3	C2	C1	Со	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F																
16	SEQ	٧	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3																
10	JLQ	٧	1	0	0	0	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7																
		٧	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В																
		0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0	0	1	0	0	4	5	6	7	8	9	Α	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13
		0	1	0	0	0	8	9	Α	В	С	D	Ε	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
32	SEQ	0	1	1	0	0	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
32	JLQ	1	0	0	0	0	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		1	0	1	0	0	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	Α	В	С	D	Ε	F	0	1	2	3
		1	1	0	0	0	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	Α	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1	1	1	0	0	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В

Notes:

- 1. C0-C1 are assumed to be '0' , and are not transmitted on the command bus
- 2. The starting address is on 64-bit (4n) boundaries.

Table - Burst Sequence for Write

Burst	Burst	-	63	63	64	•											Burs	st Cy	/cle	Num	ber	and	Bur	st Ac	ldres	ss Se	eque	nce										
Length	Type	C4	C3	C2	C1	Co	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	SEQ	٧	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Ε	F																
32	SEQ	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

Notes:

- 1. C0-C1 are assumed to be $\ensuremath{^{\text{`0'}}}$, and are not transmitted on the command bus
- 2. The starting address is on 256-bit (16n) boundaries for Burst length 16.
- 3. The starting address is on 512-bit (32n) boundaries for Burst length 32.
- 4. C2-C3 shall be set to '0' for all Write operations.
- 5. C4=1 for Write is supported in ICMAX device.



3.3.3. MR2 Register Information (MA[5:0] = 02H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
WR Lev	WLS		WL			RL	

Standard LPDDR4

Function	Register Type	Operand	Data	Notes
RL (Read latency)		Operand OP[2:0]	Data DBI Disable (MR3 OP[6]=0B) 000B: RL= 6 & nRTP = 8 (Default) 001B: RL= 10 & nRTP = 8 010B: RL= 14 & nRTP = 8 011B: RL= 20 & nRTP = 8 100B: RL= 24 & nRTP = 10 101B: RL= 28 & nRTP = 12 110B: RL= 32 & nRTP = 14 111B: RL= 36 & nRTP = 16 DBI Enable (MR3 OP[6]=1B) 000B: RL= 6 & nRTP = 8 011B: RL= 12 & nRTP = 8 011B: RL= 22 & nRTP = 8 011B: RL= 22 & nRTP = 8 100B: RL= 28 & nRTP = 8	1,3,4
	Write only		101B: RL= 32 & nRTP = 12 110B: RL= 36 & nRTP = 14 111B: RL= 40 & nRTP = 16 Set "A" (MR2 OP[6]=0B) 000B: WL=4 (Default) 001B: WL=6 010B: WL=8 011B: WL=10 100B: WL=12 101B: WL=14	
WL (Write latency)		OP[5:3]	110B: WL=16 111B: WL=18 Set "B" (MR2 OP[6]=1B) 000B: WL=4 001B: WL=8 010B: WL=12 011B: WL=18 100B: WL=22 101B: WL=26 110B: WL=30 111B: WL=34	1,3,4
WLS (Write latency set) WR Lev		OP[6]	0B: WL Set "A" (default) 1B: WL Set "B" 0B: Disabled (default)	1,3,4
(Write Leveling)		OP[7]	1B: Enabled	2





- 1. See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
- 2. After a MRW to set the Write Leveling Enable bit (OP[7]=1B), the LPDDR4-SDRAM device remains in the MRW state until another MRW command clears the bit (OP[7]=0B). No other commands are allowed until the Write Leveling Enable bit is cleared.
- 3. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.
- 4. There are two physical registers assigned to each bit of this MR operand, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

3.3.3.1. Read and Write Latencies (Frequency Ranges for RL, WL, and nWR Settings)

Read L	atency	Write L	.atency			Freq. limit	Freq. limit	
No DBI	w/ DBI	Set "A"	Set "B"	nWR	nRTP	(Greater than)	(Same or less than)	Notes
6	6	4	4	6	8	10	266	
10	12	6	8	10	8	266	533	
14	16	8	12	16	8	533	800	
20	22	10	18	20	8	800	1066	1,2,3,4
24	28	12	22	24	10	1066	1333	,5,6
28	32	14	26	30	12	1333	1600	
32	36	16	30	34	14	1600	1866	
36	40	18	34	40	16	1866	2133	
nCK	nCK	nCK	nCK	nCK	nCK	MHz	MHz	

Notes

- 1. The LPDDR4-SDRAM device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value.
- 2. DBI for Read operations is enabled in MR3-OP[6]. When MR3-OP[6]=0, then the "No DBI" column should be used for Read Latency. When MR3-OP[6]=1, then the "w/DBI" column should be used for Read Latency.
- 3. Write Latency Set "A" and Set "B" is determined by MR2-OP[6]. When MR2-OP[6]=0, then Write Latency Set "A" should be used. When MR2-OP[6]=1, then Write Latency Set "B" should be used.
- 4. The programmed value of nWR is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Write burst with AP (auto-pre-charge) enabled. It is determined by RU(tWR/tCK).
- 5. The programmed value of nRTP is the number of clock cycles the LPDDR4-SDRAM device uses to determine the starting point of an internal Pre-charge operation after a Read burst with AP (auto-pre-charge) enabled. It is determined by RU(tRTP/tCK).
- 6. nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.

3.3.4. MR3 Register Information (MA[5:0] = 03H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
DBI-WR	DBI-RD		PDDS		PPRP	WR-PST	PU-CAL













IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)



- time required for VREF(ca) to reach the set level depends on the step size from the current level to the new level. See the section on VREF(ca) training for more information.
- 4. A write to OP[6] switches the LPDDR4-SDRAM between two internal VREF(ca) ranges. The range (Range[0] or Range[1]) must be selected when setting the VREF(ca) register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.
- 5. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 6. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 7. This field (MR12 OP[7]) is only available in Byte-mode Package and its mixed package (x8 2ch device)

Table - VREF Settings for Range[0] and Range[1]

Function	Operand		•	Range[1] Value		Notes
		000000B: 15.0%	011010B: 30.5%	000000B: 32.9%	011010B: 48.5%	
		000001B: 15.6%	011011B: 31.1%	000001B: 33.5%	011011B: 49.1%	
		000010B: 16.2%	011100B: 31.7%	000010B: 34.1%	011100B: 49.7%	
		000011B: 16.8%	011101B: 32.3%	000011B: 34.7%	011101B: 50.3%	
		000100B: 17.4%	011110B: 32.9%	000100B: 35.3%	011110B: 50.9%	
		000101B: 18.0%	011111B: 33.5%	000101B: 35.9%	011111B: 51.5%	
		000110B: 18.6%	100000B: 34.1%	000110B: 36.5%	100000B: 52.1%	
		000111B: 19.2%	100001B: 34.7%	000111B: 37.1%	100001B: 52.7%	
		001000B: 19.8%	100010B: 35.3%	001000B: 37.7%	100010B: 53.3%	
		001001B: 20.4%	100011B: 35.9%	001001B: 38.3%	100011B: 53.9%	
		001010B: 21.0%	100100B: 36.5%	001010B: 38.9%	100100B: 54.5%	
VREF	OP[5:0]	001011B: 21.6%	100101B: 37.1%	001011B: 39.5%	100101B: 55.1%	
Settings		001100B: 22.2%	100110B: 37.7%	001100B: 40.1%	100110B: 55.7%	1 2 2
for MR12	OF[3.0]	001101B: 22.8%	100111B: 38.3%	001101B: 40.7%	100111B: 56.3%	1,2,3
IOI MK12		001110B: 23.4%	101000B: 38.9%	001110B: 41.3%	101000B: 56.9%	
		001111B: 24.0%	101001B: 39.5%	001111B: 41.9%	101001B: 57.5%	
		010000B: 24.6%	101010B: 40.1%	010000B: 42.5%	101010B: 58.1%	
		010001B: 25.1%	101011B: 40.7%	010001B: 43.1%	101011B: 58.7%	
		010010B: 25.7%	101100B: 41.3%	010010B: 43.7%	101100B: 59.3%	
		010011B: 26.3%	101101B: 41.9%	010011B: 44.3%	101101B: 59.9%	
		010100B: 26.9%	101110B: 42.5%	010100B: 44.9%	101110B: 60.5%	
		010101B: 27.5%	101111B: 43.1%	010101B: 45.5%	101111B: 61.1%	
		010110B: 28.1%	110000B: 43.7%	010110B: 46.1%	110000B: 61.7%	
		010111B: 28.7%	110001B: 44.3%	010111B: 46.7%	110001B: 62.3%	
		011000B: 29.3%	110010B: 44.9%	011000B: 47.3%	110010B: 62.9%	
		011001B: 29.9%	All Others: Reserved	011001B: 47.9%	All Others: Reserved	

- 1. These values may be used for MR12 OP[5:0] to set the VREF(ca) levels in the LPDDR4-SDRAM.
- 2. The range may be selected in the MR12 register by setting OP[6] appropriately.
- 3. The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency settings which may use different terminations values.







Table - VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0] Valu	es (% of VDDQ)	Range[1] Val	ues (% of VDDQ)	Notes
		000000B: 15.0%	011010B: 30.5%	000000B: 32.9%	011010B: 48.5%	
		000001B: 15.6%	011011B: 31.1%	000001B: 33.5%	011011B: 49.1%	
		000010B: 16.2%	011100B: 31.7%	000010B: 34.1%	011100B: 49.7%	
		000011B: 16.8%	011101B: 32.3%	000011B: 34.7%	011101B: 50.3%	
		000100B: 17.4%	011110B: 32.9%	000100B: 35.3%	011110B: 50.9%	
		000101B: 18.0%	011111B: 33.5%	000101B: 35.9%	011111B: 51.5%	
		000110B: 18.6%	100000B: 34.1%	000110B: 36.5%	100000B: 52.1%	
		000111B: 19.2%	100001B: 34.7%	000111B: 37.1%	100001B: 52.7%	
		001000B: 19.8%	100010B: 35.3%	001000B: 37.7%	100010B: 53.3%	
		001001B: 20.4%	100011B: 35.9%	001001B: 38.3%	100011B: 53.9%	
		001010B: 21.0%	100100B: 36.5%	001010B: 38.9%	100100B: 54.5%	
VREF	OP[5:0]	001011B: 21.6%	100101B: 37.1%	001011B: 39.5%	100101B: 55.1%	
Settings		001100B: 22.2%	100110B: 37.7%	001100B: 40.1%	100110B: 55.7%	1,2,3
for MR14	OF[3.0]	001101B: 22.8%	100111B: 38.3%	001101B: 40.7%	100111B: 56.3%	1,2,3
IOI MKIT		001110B: 23.4%	101000B: 38.9%	001110B: 41.3%	101000B: 56.9%	
		001111B: 24.0%	101001B: 39.5%	001111B: 41.9%	101001B: 57.5%	
		010000B: 24.6%	101010B: 40.1%	010000B: 42.5%	101010B: 58.1%	
		010001B: 25.1%	101011B: 40.7%	010001B: 43.1%	101011B: 58.7%	
		010010B: 25.7%	101100B: 41.3%	010010B: 43.7%	101100B: 59.3%	
		010011B: 26.3%	101101B: 41.9%	010011B: 44.3%	101101B: 59.9%	
		010100B: 26.9%	101110B: 42.5%	010100B: 44.9%	101110B: 60.5%	
		010101B: 27.5%	101111B: 43.1%	010101B: 45.5%	101111B: 61.1%	
		010110B: 28.1%	110000B: 43.7%	010110B: 46.1%	110000B: 61.7%	
		010111B: 28.7%	110001B: 44.3%	010111B: 46.7%	110001B: 62.3%	
		011000B: 29.3%	110010B: 44.9%	011000B: 47.3%	110010B: 62.9%	
		011001B: 29.9%	All Others: Reserved	011001B: 47.9%	All Others: Reserved	

^{1.} These values may be used for MR14 OP[5:0] to set the VREF(dq) levels in the LPDDR4-SDRAM.

^{2.} The range may be selected in the MR14 register by setting OP[6] appropriately.

^{3.} The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and un-terminated operation, or between different high-frequency setting which may use different terminations values.





3.3.18. MR17 Register Information (MA[5:0] = 11H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		PAS	SR Segmen	nt Mask			

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0B: Segment Refresh enabled (default)	1
PASK Segment Mask	vviite-only	OF[7.0]	1B: Segment Refresh disabled	1

		Seg-	2Gb	4Gb	6Gb	8Gb	12Gb	16Gb	24Gb	32Gb	
Seg-	OP	ment	R12:R10	R13:R11	R14:R12	R14:R12	R15:R13	R15:R13	R16:R14	R16:R14	
ment	[n]	Mask	R13:R11 (Bytemode)	R14:R12 (Bytemode)	R15:R13 (Bytemode)	R15:R13 (Bytemode)	R16:R14 (Bytemode)	R16:R14 (Bytemode)	TBD	TBD	
0	0	xxxxxxx1			000B						
1	1	xxxxxx1x			001B						
2	2	xxxxx1xx					010B				
3	3	xxxx1xxx					011B				
4	4	xxx1xxxx					100B				
5	5	xx1xxxxx		101B							
6	6	x1xxxxxx	110B	110B	Not	110B	Not	110B	Not	110B	
7	7	1xxxxxxx	111B	111B	Allowed	111B	Allowed	111B	Allowed	111B	

- 1. This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.
- 2. PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking.
- 3. For 6Gb, 12Gb, and 24Gb densities, OP[7:6] must always be LOW (=00B).

3.3.19. MR18 Register Information (MA[5:0] = 12H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]	
	DQS Oscillator Count - LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator				
(WR Training DQS Oscilla-	Read-only	OP[7:0]	0:255 LSB DRAM DQS Oscillator Count	1,2,3
tor)				

- 1. MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.
- 2. Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.
- 3. A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



3.3.20. MR19 Register Information (MA[5:0] = 13H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
		DQS O	scillator Co	ount - MSB			

Function	Register Type	Operand	Data	Notes
DQS Oscillator				
(WR Training DQS Oscilla-	Read-only	OP[7:0]	0:255 MSB DRAM DQS Oscillator Count	1,2
tor)				

^{1.} MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ.

3.3.21. MR20 Register Information (MA[5:0] = 14H)

OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
	Uppe	r Byte Inve	ert Registe	r for DQ Ca	alibration		

Function	Register Type	Operand	Data	Notes
			The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane:	
Upper Byte Invert for DQ Calibration	Write	OP[7:0]	0B: Do not invert 1B: Invert the DQ Calibration patterns in MR32 and MR40	1,2
			Default value for OP[7:0]=55H	

^{1.} This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted.

Table - MR20 Invert Register Pin Mapping

Pin	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	No-invert	OP4	OP5	OP6	OP7

^{2.} Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count.

^{3.} A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

^{2.} DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.

^{3.} No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].





Function	Register Type	Operand	Data	Notes
SoC ODT (Controller ODT Value for VOH calibration		OP[2:0]	000B: Disable (Default) 001B: RZQ/1(illegal if MR3 OP[0]=0B) 010B: RZQ/2 011B: RZQ/3(illegal if MR3 OP[0]=0B) 100B: RZQ/4 101B: RZQ/5(illegal if MR3 OP[0]=0B) 110B: RZQ/6(illegal if MR3 OP[0]=0B) 111B: RFU	1,2,3
ODTE-CK (CK ODT enabled for non-terminating rank)	Write	OP[3]	ODT bond PAD is ignored 0B: ODT-CK Enable (Default) 1B: ODT-CK Disable	2,3,4, 6,8
ODTE-CS (CS ODT enable for non-terminating rank)		OP[4]	ODT bond PAD is ignored OB: ODT-CS Enable (Default) 1B: ODT-CS Disable	2,3,5, 6,8
ODTD-CA (CA ODT termination disable)		OP[5]	ODT bond PAD is ignored OB: ODT-CA Enable (Default) 1B: ODT-CA Disable	2,3,6, 7,8
x8 ODTD[7:0] (CA/CLK ODT termination disable [7:0] Lower byte select)		OP[6]	0B: Default 1B: Not Allowed	
x8 ODTD[15:8] (CA/CLK ODT termination disable [15:8] upper byte select)		OP[7]	0B: Default 1B: Not Allowed	

Notes:

- 1. All values are "typical".
- 2. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
- 3. There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
- 4. When OP[3]=1, then the CK signals will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CK is not, allowing CK to terminate on all DRAMs.
- 5. When OP[4]=1, then the CS signal will be terminated to the value set by MR11-OP[6:4] regardless of the state of the ODT_CA bond pad. This overrides the ODT_CA bond pad for configurations where CA is shared by two or more DRAMs but CS is not, allowing CS to terminate on all DRAMs.
- 6. For system configurations where the CK, CS, and CA signals are shared between packages, the package design should provide for the ODT_CA ball to be bonded on the system board outside of the memory package. This provides the necessary control of the ODT function for all die with shared Command Bus signals.
- 7. When OP[5]=0, CA[5:0] will terminate when the ODT_CA bond pad is HIGH and MR11-OP[6:4] is VALID, and disables termination when ODT_CA is LOW or MR11-OP[6:4] is disabled. When OP[5]=1, termination for CA[5:0] is disabled, regardless of the state of the ODT_CA bond pad or MR11-OP[6:4].
- 8. To ensure proper operation in a multi-rank configuration, when CA, CK or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including Active







OP[7]	OP[6]	OP[5]	OP[4]	OP[3]	OP[2]	OP[1]	OP[0]
Reserved							









IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)



4.2. Read and Write Access Operations

After a bank has been activated, a read or write command can be executed. This is accomplished by asserting CKE asynchronously, with CS and CA[5:0] set to the proper state (see Command Truth Table) at a rising edge of CK.

The LPDDR4-SDRAM provides a fast column access operation. A single Read or Write command will initiate a burst read or write operation, where data is transferred to/from the DRAM on successive clock cycles. Burst interrupts are not allowed, but the optimal burst length may be set on the fly (see command truth table).









The minimum time from a Burst Read command to a Write or MASK WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE or MASK WRITE latency is defined with tRTW paramter and it is as following equation:

DQ ODT Disabled case; MR11 OP[2:0]=000b tRTW = RL + RU(tDQSCK(max)/tCK) + BL/2 - WL + tWPRE + RD(tRPST)

DQ ODT Enabled case; MR11 OP[2:0] \neq 000b tRTW = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1









4.6. tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Calculation

tHZ and tLZ transitions occur in the same time window as valid data transitions. These parameters are referenced to a specific voltage level that specifies when the device output is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ).

This section shows a method to calculate the point when the device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ), by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single ended.

4.6.1. tLZ(DQS) and tHZ(DQS) Calculation for ATE (Automatic Test Equipment)





tLZ(DQS) end point is above-mentiond extrapolated point.

Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQS t and DQS C = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.


Figure - tLZ(DQS) method for calculating transitions and end point





4.6.2. tLZ(DQ) and tHZ(DQ) Calculation for ATE (Automatic Test Equipment)

CK_t - CK_c crossing at 2nd CAS-2 of Read Command



tLZ(DQ) end point is above-mentiond extrapolated point.

Note

- 1. Conditions for Calibration: Pull Down Driver Ron = 40ohm, VOH = VDDQ/3
- 2. Termination condition for DQ and DMI = 50ohm to VSSQ.
- 3. The VOH level depends on MR22 OP[2:0] and MR3 OP[0] settings as well as device tolerances. Use the actual VOH value for tHZ and tLZ measurements.

Figure - tLZ(DQ) method for calculating transitions and end point





















































- 11. DMI signal is treated as a training pattern. For more details, see MPC RD DQ Calibration session.
- 12. DBI may apply or may not apply during normal MRR. It's vendor specific. If read DBI is enable with MRS and vendor cannot support the DBI during MRR, DBI pin status should be low.

If read DBI is enable with MRS and vendor can support the DBI during MRR, the LPDDR4 DRAM inverts Mode Register Read data on its DQ outputs associated within a byte and drives DMI signal HIGH when the number of '1' data bits within a given byte lane is greater than four; otherwise the DRAM does not invert the read data and drives DMI signal LOW.

CK_c CK t CKE CS CA Valid CMD Masked Write CAS-2 Valid Valid Valid Valid Valid Valid WI tDQS DQS c DQS_t tDQS2DQ tWPRE DQ[7:0] DMI[0] Input data is written to DRAM cell. Input data is inverted, then written to DRAM cell. Input data is masked. The total count on DQ[7:2] is equal or greater than five.

Figure - Masked Write Operation w/ Write DBI Enabled; DM Enabled

Notes:

1. Data Mask (DM) is Enabled; MR13 OP[5]=1, Data Bus Inversion (DBI) Write is Enabled; MR3 OP[7]=1.












Figure - Command Input Timing with RAS lock



Note

- 1. tCK(AVG) = 0.938ns, Data Rate = 2133Mbps, tRCD(Min) = Max(18ns, 4nCK), tRAS(Min) = Max(42ns, 3nCK), nRTP = 8nCK, BL = 32 2. tRCD = 20nCK comes from Roundup(18ns/0.938ns)
- 3. DES commands are shown for ease of illustration; other commands may be valid at these times.

4.13.3.1. Burst Read with Auto-Precharge

If AP is HIGH when a READ command is issued, the READ with Auto-PRECHARGE function is engaged. An internal precharge procedure starts a following delay time after the READ command. And this delay time depends on BL setting.

BL = 16: tRTP

BL = 32: 8tCK + tRTP

For LPDDR4 Auto-PRECHARGE calculations, see Table 2. Following an Auto-PRECHARGE operation, an ACTIVATE command can be issued to the same bank if the following two conditions are both satisfied:

- a. The RAS precharge time (tRP) has been satisfied from the clock at which the Auto-PRECHARGE began, or
- b. The RAS cycle time (tRC) from the previous bank activation has been satisfied.












not be truncated or interrupted.

3. tRPST values depend on MR1 OP[7] respectively.

4.13.3.3. Delay Time from Write to Read with Auto Precharge

In the case of write command followed by read with auto-precharge, controller must satisfy tWR for the write command before initiating the DRAM internal auto-precharge. It means that (tWTR + nRTP) should be equal or longer than (tWR) when BL setting is 16, as well as (tWTR + nRTP +8nCK) should be equal or longer than (tWR) when BL setting is 32. Refer to the following figure for details.



NOTES: 1. Burst Length at Read = 16

2.DES commands are shown for ease of illustration; other commands may be valid at these times.






4.14.1. WDQS Control Mode 1 - Read Based Control

The LPDDR4-SDRAM needs to be guaranteed the differential WDQS, but the differential WDQS can be controlled as described below. WDQS control requirements here can be ignored while differential read DQS is operated or while DQS hands over from Read to Write and vice versa.

- 1. At the time a write / masked write command is issued, SoC makes the transition from driving DQS_c high to driving differential DQS_t/DQS_c, followed by normal differential burst on DQS pins.
- 2. At the end of post amble of write /masked write burst, SoC resumes driving DQS_c high through the subsequent states except for DQS toggling and DQS turn around time of WT-RD and RD-WT as long as CKE is high.
- 3. When CKE is low, the state of DQS_t and DQS_c is allowed to be "Don't Care".












Figure. Burst Read followed by Burst Write or Burst Mask Write (ODT Disable)




Figure Burst Read followed by Burst Write or Burst Mask Write (ODT Enable)



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.15. Refresh command

The REFRESH command is initiated with CS HIGH, CA0 LOW, CA1 LOW, CA2 LOW, CA3 HIGH and CA4 LOW at the first rising edge of the clock. Per-bank REFRESH is initiated with CA5 LOW at the first rising edge of the clock. All-bank REFRESH is initiated with CA5 HIGH at the first rising edge of the clock.

A per-bank REFRESH command (REFpb) is performed to the bank address as transferred on CAO, CA1 and CA2 at the second rising edge of the clock. Bank address BA0 is transferred on CAO, bank address BA1 is transferred on CA1 and bank address BA2 is transferred on CA2. A per-bank REFRESH command (REFpb) to the eight banks can be issued in any order. e.g. REFpb commands are issued in the following order: 1-3-0-2-4-7-5-6. After the eight banks have been refreshed using the per-bank REFRESH command the controller can send another set of per-bank REFRESH commands in the same order or a different order. e.g. REFpb commands are issued in the following order that is different from the previous order: 7-1-3-5-0-4-2-6. One of the possible order can also be a sequential round robin: 0-1-2-3-4-5-6-7. It is illegal to send a per-bank REFRESH command to the same bank unless all eight banks have been refreshed using the per-bank REFRESH command. The count of eight REFpb commands starts with the first REFpb command after a synchronization event.

The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon asserting RESET_n or at every exit from self refresh. REFab command also synchronizes the counter between the controller and SDRAM to zero. The SDRAM device can be placed in self-refresh or a REFab command can be issued at any time without cycling through all eight banks using per-bank REFRESH command. After the bank count is synchronized to zero the controller can issue per-bank REFRESH commands in any order as described in the previous paragraph.

A REFab command issued when the bank counter is not zero will reset the bank counter to zero and the DRAM will perform refreshes to all banks as indicated by the row counter. If another refresh command (REFab or REFpb) is issued after the REFab command then it uses an incremented value of the row counter.

The table below shows examples of both bank and refresh counter increment behavior.










Figure - All-Bank REFRESH Operation

NOTES:

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

Ta3 Ta4 Tb0 Tb1 Tb2 Tb3 Tb4 Tc0 Tc1 Tc2 Tc3 Tc4 Tc5 Tc6 CK c CK t ℀ ⟪ ⟪ CKE CS COMMAND DES DES DES DES DES Activate -1 DON'T CARE

Figure - Per-Bank REFRESH Operation

Notes:

- 1. DES commands are shown for ease of illustration; other commands may be valid at these times.
- 2. In the beginning of this example, the REFpb bank is pointing to bank 0.
- 3. Operations to banks other than the bank being refreshed are supported during the tRFCpb period.
- 4. Activate Command is shown as an example. Other commands may be valid provided the timing specification is satisfied.

In general, a Refresh command needs to be issued to the LPDDR4 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 Refresh commands can be postponed during operation of the LPDDR4 SDRAM, meaning that at no point in time more than a total of 8 Refresh commands are allowed to be postponed and maximum number of pulled-in or postponed REF command is dependent on refresh rate. It is described in the table below. In case that 8





reported by MR4 OP[2:0]. If shorter refresh period is applied, the corresponding requirements from Table apply. For example, when MR4 OP[2:0]=001B, controller can be in any refresh rate from 4xtREFI to 0.25x tREFI. When MR4 OP[2:0]=010B, the only prohibited refresh rate is 4x tREFI.

Figure - Postponing Refresh Commands (Example)





Figure - Pulling-in Refresh Commands (Example)







about tCKELCK). Prior to exiting Self-Refresh with Power Down, VDDQ must be within specified limits. The minimum time that the SDRAM must remain in Self Refresh model is tSR,min. Once Self Refresh Exit is registered, only MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are allowed until tXSR is satisfied.

The use of Self Refresh mode introduces the possibility that an internally timed refresh event can be missed when Self Refresh Exit is registered. Upon exit from Self Refresh, it is required that at least one REFRESH command (8 per-bank or 1 all-bank) is issued before entry into a subsequent Self Refresh. This REFRESH command is not included in the count of regular refresh commands required by the tREFI interval, and does not modify the postponed or pulled-in refresh counts; the REFRESH command does count toward the maximum refreshes permitted within 2 X tREFI.




Figure - Self Refresh Entry/Exit Timing

- 1. MRR-1, CAS-2, SRX, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting is allowed during Self Refresh.
- 2. Address input may be don't care when input command is Deselect.

4.17.2. Power Down Entry and Exit during Self Refresh

Entering/Exiting Power Down Mode is allowed during Self Refresh mode in LPDDR4 SDRAM. The related timing parameters between Self Refresh Entry/Exit and Power Down Entry/Exit are shown in Figure-Self Refresh Entry/Exit Timing with Power Down Entry/Exit.












Figure - Mode Register Read Operation




- 1. Only BL=16 is supported
- 2. Only DES is allowed during tMRR period
- 3. There are some exceptions about issuing commnads after tMRR. Refer to MRR/MRW Timing Constraints Table for detail.
- 4. DBI is Disable mode.
- $5.\ DES\ commands\ except\ tMRR\ period\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times.$
- 6 . DQ/DQS: VSSQ termination





Figure - Write to MRR Timing



Note

- 1. Write BL=16, Write Postamble = 0.5nCK, DQ/DQS: VSSQ termination.
- 2. Only DES is allowed during tMRR period. 2. Din n = data-in to column.
- 3. The minimum number of clock cycles from the burst write command to MRR command is WL + BL/2 + 1 + RU(tWTR/tCK).
- 4. tWTR starts at the rising edge of CK after the last latching edge of DQS.
- 5. DES commands except tMRR period are shown for ease of illustration; other commands may be valid at these times.











4.21. Vref Current Generator (VRCG)

LPDDR4 SDRAM Vref current generators (VRCG) incorporate a high current mode to reduce the settling time of the internal Vref(DQ) and Vref(CA) levels during training and when changing frequency set points during operation. The high current mode is enabled by setting MR13[OP3] = 1. Only Deselect commands may be issued until tVRCG_ENABLE is satisfied. tVRCG_ENABLE timing is shown in figure below.




Figure - VRCG Enable timing

VRCG high current mode is disabled by setting MR13[OP3] = 0. Only Deselect commands may be issued until tVRCG_-DISABLE is satisfied. tVRCG_DISABLE timing is shown in figure below.




Figure - VRCG Disable timing

Note that LPDDR4 SDRAM devices support Vref(CA) and Vref(DQ) range and value changes without enabling VRCG high current mode.



4.22. CA Vref Training

The DRAM internal CA Vref specification parameters are voltage operating range, stepsize, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".




Figure - Vref operating range (Vref.min, Vref.max)

The Vref stepsize is defined as the stepsize between adjacent steps. Vref stepsize ranges from 0.3% VDD2 to 0.5%VDD2. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainity. The range of Vref set tolerance uncertainity is a function of number of steps n.

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.






Figure - Example of Vref set tolerance (max case only shown) and stepsize

The Vref increment/decrement step times are define by Vref_time-short, middle and long. The Vref_time-short, Vref_time-middle and Vref_time-long is defined from TS to TE as shown in the Figure "Vref_time for short, middlg and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance (Vref_val_tol).

The Vref valid level is defined by Vref_val tolerance to qualify the step time TE as shown in Figure "Vref step single stepsize increment case". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.

Vref_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefCA range in Vref voltage. Vref_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref_val_tol



CK_c CK_t **CKE** CS MRW-1 MRW-2 MRW-2 DES DES DES DES DES DES DES DES CA VREF(CA) Value/Range DES **CMD** DES Vref_time-Short/Middle/Long Old Vref Setting Updating Vref(CA) Setting New Vref Setting TE Vref Setting Time Break Adjustment

Figure - Vref_time for short, middlg and long timing diagram

The MRW command to the mode register bits are as follows.

MR12 OP[5:0] : VREF(CA) Setting MR12 OP[6] : VREF(CA) Range

The minimum time required between two Vref MRS commands is Vref_time-short for single step and Vref_time-Middle for a full voltage range step.




Figure - Vref step single stepsize increment case



Figure - Vref step single stepsize decrement case





Figure - Vref full step from Vrefmin to Vrefmax case







Notes:


- 1. Vref DC voltage referenced to VDDQ_DC.
- 2. Vref stepsize increment/decrement range. Vref at DC level.
- 3. Vref_new = Vref_old + n*Vref_step; n= number of steps; if increment use "+"; If decrement use "-".
- 4. The minimum value of Vref setting tolerance = $Vref_new 1.0\%*VDDQ$. The maximum value of Vref setting tolerance = $Vref_new + 1.0\%*VDDQ$. For n>4
- 5. The minimum value of Vref setting tolerance = Vref_new 0.10%*VDDQ. The maximum value of Vref setting tolerance = Vref_new + 0.10%*VDDQ. For n≤4.
- 6. Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- 7. Measured by recording the min and max values of the Vref output across 4 consectuive steps(n=4), drawing a straight line between those points and comparing all other Vref output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for Vref.
- 9. Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefCA Range in Vref voltage.
- 10. Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. Vref valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR12 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up a full range of Vref voltage within the same VrefCA range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13 OP[3] = 0.
- 14. Vref_time_weak covers all Vref(CA) Range and Value change conditions are applied to Vref_time_Short/Middle/Long.



4.23. DQ Vref Training

The DRAM internal DQ Vref specification parameters are voltage operating range, stepsize, Vref set tolerance, Vref step time and Vref valid level.

The voltage operating range specifies the minimum required Vref setting range for LPDDR4 DRAM devices. The minimum range is defined by Vrefmax and Vrefmin as depicted in Figure "Vref operating range (Vref.min, Vref.max)".



The Vref stepsize is defined as the stepsize between adjacent steps. However, for a given design, DRAM has one value for Vref step size that falls within the range.

The Vref set tolerance is the variation in the Vref voltage from the ideal setting. This accounts for accumulated error over multiple steps. There are two ranges for Vref set tolerance uncertainity. The range of Vref set tolerance uncertainity is a function of number of steps n.

The Vref set tolerance is measured with respect to the ideal line which is based on the two endpoints. Where the endpoints are at the min and max Vref values for a specified range. An illustration depicting an example of the stepsize and Vref set tolerance is below.






Figure - Example of Vref set tolerance (max case only shown) and stepsize

The Vref increment/decrement step times are define by Vref_time-short, middle and long. The Vref_time-short, middle and Vref_time-long is defined from TS to TE as shown in the Figure "Vref_time for short and long timing diagram" below where TE is referenced to when the vref voltage is at the final DC level within the Vref valid tolerance(Vref_val_tol).

The Vref valid level is defined by Vref_val tolerance to qualify the step time TE as shown in Figure "Vref_time for short, middle, and long timing diagram". This parameter is used to insure an adequate RC time constant behavior of the voltage level change after any Vref increment/decrement adjustment. This parameter is only applicable for DRAM component level validation/characerization.

Vref_time-Short is for a single stepsize increment/decrement change in Vref voltage.

Vref_time-Middle is at least 2 stepsizes increment/decrement change within the same VrefDQ range in Vref voltage. Vref_time-Long is the time including up to Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.

TS - is referenced to MRS command clock

TE - is referenced to the Vref_val_tol






Figure - Vref_time for short and long timing diagram

The MRW command to the mode register bits are as follows.

MR14 OP[5:0] : VREF(DQ) Setting MR14 OP[6] : VREF(DQ) Range

The minimum time required between two Vref MRS commands is Vref_time-short for single step and Vref_time-Middle for a full voltage range step




Figure - Vref step single stepsize increment case



Figure - Vref step single stepsize decrement case





Figure - Vref full step from Vrefmin to Vrefmax case







- 6. Measured by recording the min and max values of the Vref output over the range, drawing a straight line between those points and comparing all other Vref output settings to that line.
- 7. Measured by recording the min and max values of the Vref output across 4 consectuive steps(n=4), drawing a straight line between those points and comparing all other Vref output settings to that line.
- 8. Time from MRS command to increment or decrement one step size for Vref.
- 9. Time from MRS command to increment or decrement Vrefmin to Vrefmax or Vrefmax to Vrefmin change across the VrefDQ Range in Vref voltage.
- 10.Only applicable for DRAM component level test/characterization purpose. Not applicable for normal mode of operation. Vref valid is to qualify the step times which will be characterized at the component level.
- 11. DRAM range 0 or 1 set by MR14 OP[6].
- 12. Time from MRS command to increment or decrement more than one step size up to a full range of Vref voltage withiin the same VrefDQ range.
- 13. Applies when VRCG high current mode is not enabled, specified by MR13[OP3] = 0.
- 14. Vref_time_weak covers all Vref(DQ) Range and Value change conditions are applied to Vref_time_Short/Middle/Long.



4.24. Command Bus Training

The LPDDR4-SDRAM command bus must be trained before enabling termination for high-frequency operation. LPDDR4 provides an internal VREF(ca) that defaults to a level suitable for un-terminated, low-frequency operation, but the VREF(ca) must be trained to achieve suitable receiver voltage margin for terminated, high-frequency operation. The training mode described here centers the internal VREF(ca) in the CA data eye and at the same time allows for timing adjustments of the CS and CA signals to meet setup/hold requirements. Because it can be difficult to capture commands prior to training the CA inputs, the training mode described here uses a minimum of external commands to enter, train, and exit the Command Bus Training mode.

Note: it is up to the system designer to determine what constitutes "low-frequency" and "high-frequency" based on the capabilities of the system. Low-frequency should then be defined as an operating frequency in which the system can reliably communicate with the SDRAM before Command Bus Training is executed.

The LPDDR4-SDRAM die has a bond-pad (ODT-CA) for multi-rank operation. In a multi-rank system, the terminating rank should be trained first, followed by the non-terminating rank(s). See the ODT section for more information.

The LPDDR4-SDRAM uses Frequency Set-Points to enable multiple operating settings for the die. The LPDDR4-SDRAM defaults to FSP-OP[0] at power-up, which has the default settings to operate in un-terminated, low-frequency environments. Prior to training, the mode register settings should be configured by setting MR13 OP[6]=1B (FSP-WR[1]) and setting all other mode register bits for FSP-OP[1] to the desired settings for high-frequency operation. Prior to entering Command Bus Training, the SDRAM will be operating from FSP-OP[x]. Upon Command Bus Training entry when CKE is driven LOW, the LPDDR4-SDRAM will automatically switch to the alternate FSP register set (FSP-OP[y]) and use the alternate register settings during training (See note 6 in Figure "Entering Command Bus Training Mode and CA Training Pattern Input and Output with VrefCA Value Update" for more information on FSP-OP register sets). Upon training exit when CKE is driven HIGH, the LPDDR4-SDRAM will automatically switch back to the original FSP register set (FSP-OP[x]), returning to the "known-good" state that was operating prior to training. The training values for VREF(ca) are not retained by the DRAM in FSP-OP[y] registers, and must be written to the registers after training exit.

- 1. To enter Command Bus Training mode, issue a MRW-1 command followed by a MRW-2 command to set MR13 OP[0]=1B (Command Bus Training Mode Enabled).
- 2. After time tMRD, CKE may be set LOW, causing the LPDDR4-SDRAM to switch from FSP-OP[x] to FSP-OP[y], and completing the entry into Command Bus Training mode.

A status of DQS_t, DQS_c, DQ and DMI are as follows, and DQ ODT state will be followed Frequency Set Point function except output pins.

- DQS_t[0], DQS_c[0] become input pins for capturing DQ[6:0] levels by its toggling.
- DQ[5:0] become input pins for setting VREF(ca) Level.
- DQ[6] becomes a input pin for setting VREF(ca) Range.
- DQ[7] and DMI[0] become input pins and their input level is Valid level or floating, either way is fine.
- DQ[13:8] become output pins to feedback its capturing value via command bus by CS signal.
- DQS_t[1], DQS_c[1],DMI[1] and DQ[15:14] become output pins or disable, it means that SDRAM may drive to a valid level or left floating.
- 3. At time tCAENT later, LPDDR4 SDRAM can accept to chage its VREF(ca) Range and Value using input signals of DQS_t[0], DQS_c[0] and DQ[6:0] from existing value that's setting via MR12 OP[6:0]. The mapping between MR12 OP code and DQ signals is shown in the table below. At least one Vref CA setting is required before proceed to next training steps.








4.24.0.4. Timing Diagram

The basic timing diagrams of Command Bus Training are shown in following figures.



- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS and tCKPSTCS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca Long.
- 5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.






Figure - Consecutive VrefCA Value Update

- 1. After tCKELCK clock can be stopped or frequency changed any time.
- 2. The input clock condition should be satisfied tCKPRECS.
- 3. Continue to Drive CK and Hold CS pins low until tCKELCK after CKE is low (which disables command decoding).
- 4. DRAM may or may not capture first rising/falling edge of DQS_t/c due to an unstable first rising edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal at capturing DQ6:0 signals. The captured value of DQ6:0 signal level by each DQS edges are overwritten at any time and the DRAM updates its VREFca setting of MR12 temporary after time tVREFca_Long.
- 5. tVREF_LONG may be reduced to tVREF_SHORT if the following conditions are met: 1) The new Vref setting is a single step above or below the old Vref setting, and 2) The DQS pulses a single time, or the new Vref setting value on DQ[6:0] is static and meets tDSTRAIN/tDHTRAIN for every DQS pulse applied.
- 6. When CKE is driven LOW, the SDRAM will switch its FSP-OP registers to use the alternate (i.e. non-active) set. Example: If the SDRAM is currently using FSP-OP[0], then it will switch to FSP-OP[1] when CKE is driven LOW. All operating parameters should be written to the alternate mode registers before entering Command Bus Training to ensure that ODT settings, RL/WL/nWR setting, etc., are set to the correct values. If the alternate FSP-OP has ODT_CA disabled then termination will not enable in CA Bus Training mode. If the ODT_CA pad is bonded to Vss, ODT_CA termination will never enable for that die.
- 7. When CKE is driven low in Command Bus Training mode, the LPDDR4-SDRAM will change operation to the alternate FSP, i.e. the inverse of the FSP programmed in the FSP-OP mode register.






Figure - Exiting Command Bus Training Mode with Valid Command

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.






Figure - Exiting Command Bus Training Mode with Power Down Entry

- 1. Clock can be stopped or frequency changed any time before tCKCKEH. CK must meet tCKCKEH before CKE is driven high. When CKE is driven high the clock frequency must be returned to the original frequency (the frequency corresponding to the FSP at which Command Bus Training mode was entered)
- 2. CS must be Deselect (low) tCKCKEH before CKE is driven high.
- 3. When CKE is driven high, the SDRAM's ODT_CA will revert to the state/value defined by FSP-OP prior to Command Bus Training mode entry, i.e. the original frequency set point (FSP-OP, MR13-OP[7]). Example: If the SDRAM was using FSP-OP[1] for training, then it will switch to FSP-OP[0] when CKE is driven HIGH.
- 4. Training values are not retained by the SDRAM, and must be written to the FSP-OP register set before returning to operation at the trained frequency. Example: VREF(ca) will return to the value programmed in the original set point.
- 5. When CKE is driven high the LPDDR4-SDRAM will revert to the FSP in operation when Command Bus Training mode was entered.













Figure - Switching between two trained Frequency Set Points



Switching to a third (or more) Set-Point can be accomplished if the memory controller has stored the previously-trained values (in particular the Vref-CA calibration value) and re-writes these to the alternate Set-Point before switching FSP-OP (Figure below).

Figure - Switching to a third trained Frequency Set Point





4.26. Write Leveling Mode

To improve signal-integrity performance, the LPDDR4 SDRAM provides a write-leveling feature to compensate CK-to-DQS timing skew affecting timing parameters such as tDQSS, tDSS, and tDSH. The DRAM samples the clock state with the rising edge of DQS signals, and asynchronously feeds back to the memory controller. The memory controller references this feedback to adjust the clock-to-data strobe signal relationship for each DQS_t/DQS_c signal pair.

All data bits (DQ[7:0] for DQS_t/DQS_c[0], and DQ[15:8] for DQS_t/DQS_c[1]) carry the training feedback to the controller. Both DQS signals in each channel must be leveled independently. Write-leveling entry/exit is independent between channels.

The LPDDR4 SDRAM enters into write-leveling mode when mode register MR2-OP[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only DESELECT commands are allowed, or a MRW command to exit the write-leveling operation. Depending on the absolute values of tQSL and tQSH in the application, the value of tDQSS may have to be better than the limits provided in the chapter "AC Timing Parameters" in order to satisfy the tDSS and tDSH specification. Upon completion of the write-leveling operation, the DRAM exits from write-leveling mode when MR2-OP[7] is reset LOW.

Write Leveling should be performed before Write Training (DQS2DQ Training).

Write Leveling Procedure:

- 1. Enter into Write-leveling mode by setting MR2-OP[7]=1,
- 2. Once entered into Write-leveling mode, DQS_t must be driven LOW and DQS_c HIGH after a delay of tWLDQSEN.
- 3. Wait for a time tWLMRD before providing the first DQS signal input. The delay time tWLMRD(MAX) is controller-dependent.
- 4. DRAM may or may not capture first rising edge of DQS_t due to an unstable first risign edge. Hence provide at least consecutive 2 pulses of DQS signal input is required in every DQS input signal during Write Training Mode.

 The captured clock level by each DQS edges are overwritten at any time and the DRAM provides asynchronous feedback on all the DQ bits after time tWLO.
- 5. The feedback provided by the DRAM is referenced by the controller to increment or decrement the DQS_t and/or DQS_c delay settings.
- 6. Repeat step 4 through step 5 until the proper DQS_t/DQS_c delay is established.
- 7. Exit from Write-leveling mode by setting MR2-OP[7]=0.













IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.28. MPC Write Training (DQS-DQ Training)

The LPDDR4-SDRAM uses an un-matched DQS-DQ path to enable high speed performance and save power in the DRAM. As a result, the DQS strobe must be trained to arrive at the DQ latch center-aligned with the Data eye. The SDRAM DQ receiver is located at the DQ pad, and has a shorter internal delay in the SDRAM than does the DQS signal. The SDRAM DQ receiver will latch the data present on the DQ bus when DQS reaches the latch, and training is accomplished by delaying the DQ signals relative to DQS such that the Data eye arrives at the receiver latch centered on the DQS transition.

Two modes of training are available in LPDDR4:

- Command-based FIFO WR/RD with user patterns
- A internal DQS clock-tree oscillator, to determine the need for, and the magnitude of, required training.

The command-based FIFO WR/RD uses the MPC command with operands to enable this special mode of operation. When issuing the MPC command, if OP6 is set LOW then the DRAM will perform a NOP command. When OP6 is set HIGH, then OP5:0 enable training functions or are reserved for future use (RFU). MPC commands that initiate a Read FIFO, READ DQ Calibration or Write FIFO to the SDRAM must be followed immediately by a CAS-2 command. See "Multi Purpose Command (MPC) Definition" for more information.

To perform Write Training, the controller can issue a MPC [Write DQ FIFO] command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands should be driven LOW) to initiate a Write DQ FIFO. Timings for MPC [Write DQ FIFO] are identical to a Write command, with WL (Write Latency) timed from the 2nd rising clock edge of the CAS-2 command. Up to 5 consecutive MPC [Write DQ FIFO] commands with user defined patterns may be issued to the SDRAM to store up to 80 values (BL16 x5) per pin that can be read back via the MPC [Read DQ FIFO] command. Write/Read FIFO Pointer operation is described later in this section.

After writing data to the SDRAM with the MPC [Write DQ FIFO] command, the data can be read back with the MPC [Read DQ FIFO] command and results compared with "expect" data to see if further training (DQ delay) is needed. MPC [Read DQ FIFO] is initiated by issuing a MPC command with OP[6:0] set as described in the MPC Definition section, followed immediately by a CAS-2 command (CAS-2 operands must be driven LOW). Timings for the MPC [Read DQ FIFO] command are identical to a Read command, with RL (Read Latency) timed from the 2nd rising clock edge of the CAS-2 command.

Read DQ FIFO is non-destructive to the data captured in the FIFO, so data may be read continuously until it is either overwritten by a Write DQ FIFO command or disturbed by CKE LOW or any of the following commands; Write, Masked Write, Read, Read DQ Calibration and a MRR. If fewer than 5 Write DQ FIFO commands were executed, then unwritten registers will have un-defined (but valid) data when read back.

The following command about MRW is only allowed from MPC [Write DQ FIFO] command to MPC [Read DQ FIFO]. Allowing MRW command is for OP[7]:FSP-OP, OP[6]:FSP-WR and OP[3]:VRCG of MR13 and MR14. And the rest of MRW command is prohibited.

For example: If 5 Write DQ FIFO commands are executed sequentially, then a series of Read DQ FIFO commands will read valid data from FIFO[0], FIFO[1]....FIFO[4], and will then wrap back to FIFO[0] on the next Read DQ FIFO.

On the other hand, if fewer than 5 Write DQ FIFO commands are executed sequentially (example=3), then a series of Read DQ FIFO commands will return valid data for FIFO[0], FIFO[1], and FIFO[2], but the next two Read DQ FIFO commands will return un-defined data for FIFO[3] and FIFO[4] before wrapping back to the valid data in FIFO[0].











IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.29. DQS Interval Oscillator

As voltage and temperature change on the SDRAM die, the DQS clock tree delay will shift and may require re-training. The LPDDR4-SDRAM includes an internal DQS clock-tree oscillator to measure the amount of delay over a given time interval (determined by the controller), allowing the controller to compare the trained delay value to the delay value seen at a later time. The DQS Oscillator will provide the controller with important information regarding the need to retrain, and the magnitude of potential error.

The DQS Interval Oscillator is started by issuing a MPC [Start DQS Osc] command with OP[6:0] set as described in the MPC Operation section, which will start an internal ring oscillator that counts the number of time a signal propagates through a copy of the DQS clock tree.

The DQS Oscillator may be stopped by issuing a MPC [Stop DQS Osc] command with OP[6:0] set as described in the MPC Operation section, or the controller may instruct the SDRAM to count for a specific number of clocks and then stop automatically (See MR23 for more information). If MR23 is set to automatically stop the DQS Oscillator, then the MPC [Stop DQS Osc] command should not be used (illegal). When the DQS Oscillator is stopped by either method, the result of the oscillator counter is automatically stored in MR18 and MR19.

The controller may adjust the accuracy of the result by running the DQS Interval Oscillator for shorter (less accurate) or longer (more accurate) duration. The accuracy of the result for a given temperature and voltage is determined by the following equation:

DQS Oscillator Granularity Error = 2 * (DQS delay) / run time

Where:

Run Time = total time between start and stop commands

DQS delay = the value of the DQS clock tree delay (tDQS2DQ min/max)

Additional matching error must be included, which is the difference between DQS training circuit and the actual DQS clock tree across voltage and temperature. The matching error is vendor specific.

Therefore, the total accuracy of the DQS Oscillator counter is given by:

DQS Oscillator Accuracy = 1 - Granularity Error - Matching Error

For example: If the total time between start and stop commands is 100ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:

DQS Oscillator Granularity Error = 2*(0.8ns) / 100ns = 1.6%

This equates to a granularity timing error or 12.8ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy = 1 - [(12.8+5.5) / 800] = 97.7%

For example: running the DQS oscillator for a longer period improves the accuracy. If the total time between start and stop commands is 500ns, and the maximum DQS clock tree delay is 800ps (tDQS2DQ max), then the DQS Oscillator Granularity Error is:



DQS Oscillator Granularity Error = 2*(0.8ns) / 500ns = 0.32%

This equates to a granularity timing error or 2.56ps.

Assuming a circuit Matching Error of 5.5ps across voltage and temperature, then the accuracy is:

DQS Oscillator Accuracy =
$$1 - [(2.56+5.5) / 800] = 99.0\%$$

The result of the DQS Interval Oscillator is defined as the number of DQS Clock Tree Delays that can be counted within the "run time," determined by the controller. The result is stored in MR18-OP[7:0] and MR19-OP[7:0]. MR18 contains the least significant bits (LSB) of the result, and MR19 contains the most significant bits (MSB) of the result. MR18 and MR19 are overwritten by the SDRAM when a MPC-1 [Stop DQS Osc] command is received. The SDRAM counter will count to its maximum value (=2^16) and stop. If the maximum value is read from the mode registers, then the memory controller must assume that the counter overflowed the register and discard the result. The longest "run time" for the oscillator that will not overflow the counter registers can be calculated as follows:

Longest Run Time Interval = $2^{16} * tDQS2DQ(min) = 2^{16} * 0.2ns = 13.1us$







3. The $\mathsf{OSC}_{\mathsf{Match}}$ is defined as the following:

$$OSC_{Match} = [tDQS2DQ_{(V,T)} - tDQS_{OSC(V,T)} - OSC_{offset}]$$

Where $tDQS2DQ_{(V,T)}$ and $tDQS_{OSC(V,T)}$ are determined over the same voltage and temp conditions.

4. The runtime of the oscillator must be at least 200ns for determining tDQS_{OSC(V,T)}

$tDQS_{OSC(V,T)} = Runtime / 2 * Count$

- 5. The input stimulus for tDQS2DQ will be consistent over voltage and temp conditions.
- 6. The OSCoffset is the average difference of the endpoints across voltage and temp.
- 7. These parameters are defined per channel.
- 8. tDQS2DQ(V,T) delay will be the average of DQS to DQ delay over the runtime period.





IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.31. Multi Purpose Command (MPC)

LPDDR4-SDRAMs use the MPC command to issue a NOP and to access various training modes. The MPC command is initiated with CS, and CA[5:0] asserted to the proper state at the rising edge of CK, as defined by the Command Truth Table. The MPC command has seven operands (OP[6:0]) that are decoded to execute specific commands in the SDRAM. OP[6] is a special bit that is decoded on the first rising CK edge of the MPC command. When OP[6]=0 then the SDRAM executes a NOP (no operation) command, and when OP[6]=1 then the SDRAM further decodes one of several training commands.

When OP[6]=1 and when the training command includes a Read or Write operation, the MPC command must be followed immediately by a CAS-2 command. For training commands that Read or Write the SDRAM, read latency (RL) and write latency (WL) are counted from the second rising CK edge of the CAS-2 command with the same timing relationship as any normal Read or Write command. The operands of the CAS-2 command following a MPC Read/Write command must be driven LOW. The following MPC commands must be followed by a CAS-2 command:

- Write FIFO
- Read FIFO
- Read DQ Calibration

All other MPC commands do not require a CAS-2 command, including:

- NOP
- Start DQS Interval Oscillator
- Stop DQS Interval Oscillator
- Start ZQ Calibration
- Latch ZQ Calibration







IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

[RD-FIFO] commands to those FIFO locations will return undefined data. See the Write Training section for more information on the FIFO pointer behavior.

- 6. For the CAS-2 command immediately following a MPC command, the CAS-2 operands must be driven "LOW."
- 7. DMI[1:0] signals will be driven if any of WR-DBI, RD-DBI, or DM is enabled in the mode registers. See Write Training section for more information on DMI behavior.

Table - Timing Constraints for Training Commands

Previous Command	Next Command	Minimum Delay	Unit	Notes
	MPC [WR FIFO]	tWRWTR	nCK	1
WR/MWR	MPC [RD FIFO]	Not Allowed	-	2
	MPC [RD DQ Calibration]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [WR FIFO]	tRTRRD	nCK	4
RD/MRR	MPC [RD FIFO]	Not Allowed		2
	MPC[RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	Not Allowed		2
MPC	MPC [WR FIFO]	tCCD	nCK	
	RD/MRR	Not Allowed		2
[WR FIFO]	MPC [RD FIFO]	WL+RU(tDQSS(max)/tCK)+BL/2+RU(tWTR/tCK)	nCK	
	MPC [RD DQ Calibration]	Not Allowed		2
	WR/MWR	tRTRRD	nCK	4
MPC	MPC [WR FIFO]	tRTW	nCK	4
[RD FIFO]	RD/MRR	tRTRRD	nCK	3
[KD FIFO]	MPC [RD FIFO]	tCCD	nCK	
	MPC [RD DQ Calibration]	tRTRRD	nCK	3
	WR/MWR	tRTRRD	nCK	4
MPC	MPC [WR FIFO]	tRTRRD	nCK	4
[RD DQ Calibration]	RD/MRR	tRTRRD	nCK	3
[KD DQ Calibration]	MPC [RD FIFO]	Not Allowed		2
	MPC [RD DQ Calibration]	tCCD	nCK	

Notes:

- 1. tWRWTR = WL + BL/2 + RU(tDQSS(max)/tCK) + max(RU(7.5ns/tCK), 8nCK)
- 2. No commands are allowed between MPC [WR FIFO] and MPC [RD FIFO] except MRW commands related to training parameters.
- 3. tRTRRD = RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) + max(RU(7.5ns/tCK),8nCK)
- 4. tRTW (DQ ODT Disabled case; MR11 OP[2:0]=000b)
 - = RL + RU(tDQSCK(max)/tCK) + BL/2 WL + tWPRE + RD(tRPST)

tRTW (DQ ODT Enabled case; MR11 OP[2:0]≠000b)

= RL + RU(tDQSCK(max)/tCK) + BL/2 + RD(tRPST) - ODTLon - RD(tODTon,min/tCK) + 1



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.32. Thermal offset

Because of their tight thermal coupling with the LPDDR4 device, hot spots on an SOC can induce thermal gradients across the LPDDR4 device. As these hot spots may not be located near the device thermal sensor, the devices' temperature compensated self-refresh circuit may not generate enough refresh cycles to guarantee memory retention. To address this shortcoming, the controller can provide a thermal offset that the memory uses to adjust its TCSR circuit to ensure reliable operation.

This offset is provided through MR4(6:5) to either or to both the channels. This temperature offset may modify refresh behavior for the channel to which the offset is provided. It will take a max of 200us to have the change reflected in MR4(2:0) for the channel to which the offset is provided. If the induced thermal gradient from the device temperature sensor location to the hot spot location of the controller is larger than 15 degrees C, then self-refresh mode will not reliably maintain memory contents.

To accurately determine the temperature gradient between the memory thermal sensor and the induced hot spot, the memory thermal sensor location must be provided to the LPDDR4 memory controller.

Support of thermal offset function is optional. Please refer to vendor datasheet to figure out if the function is supported or not.







IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.34.2. Multi-Channel Considerations

The LPDDR4-SDRAM includes a single ZQ pin and associated ZQ Calibration circuitry. Calibration values from this circuit will be used by both channels according to the following protocol:

- 1. ZQCal Start commands may be issued to either or both channels.
- 2. ZQCal Start commands may be issued when either or both channels are executing other commands and other commands may be issued during tZQCAL.
- 3. ZQCal Start commands may be issued to both channels simultaneously.
- 4. The ZQCal Start command will begin the calibration unless a previously requested ZQ calibration is in progress.
- 5. If a ZQCal Start command is received while a ZQ calibration is in progress on the SDRAM, the ZQCal Start command will be ignored and the in-progress calibration will not be interrupted.
- 6. ZQCal Latch commands are required for each channel.
- 7. ZQCal Latch commands may be issued to both channels simultaneously.
- 8. ZQCal Latch commands will latch results of the most recent ZQCal Start command provided tZQCAL has been met.
- ZQCal Latch commands which do not meet tZQCAL will latch the results of the most recently completed ZQ calibration.
- 10. ZQ Reset MRW commands will only reset the calibration values for the channel issuing the command.

In compliance with complete channel independence, either channel may issue ZQCal Start and ZQCal Latch commands as needed without regard to the state of the other channel.

4.34.2.1. ZQ External Resistor, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 ohm +/- 1% tolerance external resistor must be connected between the ZQ pin and VDDQ.

If the system configuration shares the CA bus to form a x32 (or wider) channel, the ZQ pin of each die's x16 channel shall use a separate ZQCal resistor.

If the system configuration has more than one rank, and if the ZQ pins of both ranks are attached to a single resistor, then the SDRAM controller must ensure that the ZQ Cal's don't overlap.

The total capacitive loading on the ZQ pin must be limited to 25pF.

Example: If a system configuration shares a CA bus between 'n' channels to form a n * 16 wide bus, and no means are available to control the ZQCal separately for each channel (i.e. separate CS, CKE, or CK), then each x16 channel must have a separate ZQCal resistor.

Example: For a x32, two rank system, each x16 channel must have its own ZQCal resistor, but the ZQCal resistor can be shared between ranks on each x16 channel. In this configuration, the CS signal can be used to ensure that the ZQCal commands for Rank[0] and Rank[1] don't overlap.

4.34.2.2. ZQ Wiring for Byte-mode PKG including mixed configuration

Standard LPDDR4 package ballmpas allocate one ZQ ball per die. Byte-mode packages potentially support more die for higher package memory density. In order to use ballmapes developed for Standard LPDDR4, an alternate ZQ ball wiring strategy is employed when packages contain Byte-mode devices as shown in Figure in section 2.1.

Since the wiring strategy for Byte-mode and Mixed packages shares a single ZQ resistor among ranks, applications must




ensure that the ZQ cal's do not overlap. (See section 4.33.2.1)

Below are specific wiring notes for dual channel (x32) LPDDR4 packages

- 1. For packages using only standard devices
 - ZQ0 is connected to rank 0 DRAM
 - ZQ1 is connected to rank 1 DRAM (if present)
 - ZQ2 is connected to rank 2 DRAM (if present)
- 2. For packages using only byte-mode devices
 - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
 - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
 - ZQ2 is NC
- 3. For packages using both standard and byte-mode devices
 - ZQ0 is connected to all lower byte[7:0] or upper byte [15:8] DRAM(s)
 - ZQ1 is connected to opposite byte of all DRAM(s) from those connected to ZQ0
 - Standard DRAM(s) may be connected to either ZQ0 or ZQ1
 - ZQ2 is NC

Multi-rank packages containing Byte-mode devices place additional loading on the I/O and power topologies and therefore may not be appropriate for all application environments.













4.36.0.3. ODT for Command/Address update time

ODT for Command/Address update time after Mode Register set are shown in the figure below




Figure - CA ODT setting update timing in 4 Clock Cycle Command



4.37. DQ On-die Termination

ODT (On-Die Termination) is a feature of the LPDDR4 SDRAM that allows the DRAM to turn on/off termination resistance for each DQ, DQS_t, DQS_c and DMI signals without the ODT control pin. The ODT feature is designed to improve signal integrity of the memory channel by allowing the DRAM controller to turn on and off termination resistance for any target DRAM devices during Write operation.

The ODT feature is off and cannot be supported in Power Down and Self-Refresh modes. A simple functional representation of the DRAM ODT feature is shown in following Figure.




Figure - Functional Representation of DQ ODT

The switch is enabled by the internal ODT control logic, which uses the Write-1 command and other mode register control information. The value of RTT is determined by the settings of Mode Register bits.

4.37.0.1. ODT Mode Register

The ODT Mode is enabled if MR11 OP[2:0] are non zero. In this case, the value of RTT is determined by the settings of those bits. The ODT Mode is disabled if MR11 OP[2:0] = 000b.

4.37.0.2. Asynchronous ODT

When ODT Mode is enabled in MR11 OP[2:0], DRAM ODT is always Hi-Z. DRAM ODT feature is automatically turned ON asynchronously based on the Write-1 or Mask Write-1 command that DRAM samples. After the write burst is complete, DRAM ODT featured is automatically turned OFF asynchronously.

Following timing parameters apply when DRAM ODT mode is enabled::

- -- ODTLon, tODTon,min, tODTon,max
- -- ODTLoff, tODToff,min, tODToff,max

ODTLon is a synchronous parameter and it is the latency from CAS-2 command to tODTon reference. ODTLon latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLon latency. Minimum RTT turn-on time (tODTon,min) is the point in time when the device termination circuit leaves high impedance state and ODT resistance begins to turn on.



Maximum RTT turn on time (tODTon,max) is the point in time when the ODT resistance is fully on. tODTon,min and tODTon,max are measured once ODTLon latency is satisfied from CAS-2 command. ODTLoff is a synchronous parameter and it is the latency from CAS-2 command to tODToff reference. ODTLoff latency is a fixed latency value for each speed bin. Each speed bin has a different ODTLoff latency. Minimum RTT turn-off time (tODToff,min) is the point in time when the device termination circuit starts to turn off the ODT resistance.

Maximum ODT turn off time (tODToff,max) is the point in time when the on-die termination has reached high impedance.

tODToff,min and tODToff,max are measured once ODTLoff latency is satisfied from CAS-2 command.

Lower **Upper** ODTLon Latency a) ODTLoff Latency b) Frequency **Frequency** Limit Limit WL Set "A" WL Set "B" WL Set "A" WL Set "B" (≤) (>) 266 10 N/A N/A N/A N/A 533 N/A N/A N/A N/A 266 N/A 6 N/A 22 533 800 4 12 20 28 800 1066 14 22 32 1333 4 1066 6 18 24 36 1333 1600 6 20 26 40 1600 1866 8 44 24 28 1866 2133 nCK nCK nCK nCK MHz MHz

Table - ODT Timings

Table - Asynchronous ODT turn on and turn off timing

Parameter	800~2133MHz	Unit
tODTon,min	1.5	ns
tODTon,max	3.5	ns
tODToff,min	1.5	ns
tODToff,max	3.5	ns

a. ODTLon is referrenced from CAS-2 command. See timing diagram examples below.

b. ODTLoff is shown in table assumes BL=16. For BL32, 8 tCK should be added.



Figure - Asynchronous ODT_{ON} Timing Example; tWPRE = 2 tCK, tDQSS = Nominal





Figure - Asynchronous ODT_{OFF} Timing Example, tWPRE = 2 nCK, tDQSS = Nominal





4.37.1. ODT during Write Leveling

If ODT is enabled in MR11 OP[2:0], in Write Leveling mode, DRAM always provides the termination on DQS_t/DQS_c signals. DQ termination is always off in Write Leveling mode regardless.

Table - DRAM Termination Function in Write Leveling Mode

ODT Enabled in MR11	DQS_t/DQS_c termination	DQ termination
Disabled	OFF	OFF
Enabled	ON	OFF



4.38. On Die Termination for DQ, DQS and DMI

On-Die Termination effective resistance RTT is defined by MR bits MR11 OP[2:0]. ODT is applied to the DQ, DMI, DQS_t and DQS_c pins.

A functional representation of the on-die termination is shown in the figure below.

RTT = Vout / |Iout|

Figure - DQ On Die Termination

Chip In Termination Mode




Table - ODT DC Electrical Charanteristics, assuming RZQ= $240\Omega + /- 1\%$ over the entire operating temperature range after a proper ZQ calibration for up to 3200Mbps.

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
001	240Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
010	120Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
011	80Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3	1	1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
100	60Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
101	48Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
110	40Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
Mismatch DQ-DQ withi	n byte	0.50*VDDQ	-		2	%	1,2,4

Notes:

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDDQ and 0.1*VDDQ.
- 3. Measurement definition for RTT:tbd
- 4. DQ to DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).

$$DQ - DQmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$

Table - ODT DC Electrical Charanteristics, assuming RZQ= $240\Omega +/-1\%$ over the entire operating temperature range after a proper ZQ calibration for beyond 3200Mbps.

MR11 OP[2:0]	RTT	Vout	Min	Nom	Max	Unit	Notes
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
001	240Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
010	120Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/2	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
011	80Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/3	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
100	60Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/4	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
101	48Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/5	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
		VOLdc=0.20*VDDQ	0.8	1.0	1.1		1,2,3
110	40Ω	VOMdc=0.50*VDDQ	0.9	1.0	1.1	RZQ/6	1,2,3
		VOHdc=0.75*VDDQ	0.9	1.0	1.3		1,2,3
Mismatch DQ-DQ with	Mismatch DQ-DQ within byte				2	%	1,2,4

Notes

- 1. The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following section on voltage and temperature sensitivity.
- 2. Pull-dn ODT resistors are recommended to be calibrated at 0.33*VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5*VDDQ and 0.1*VDDQ.
- 3. Measurement definition for RTT:tbd
- 4. DQ to DQ mismatch within byte variation for a given component including DQS_t and DQS_c (characterized).

$$DQ - DQmismatch = \frac{RODT(max) - RODT(min)}{RODT(avg)}$$



4.39. Output Driver and Termination Register Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the Tables shown below.

Table - Output Driver and Termination Register Sensitivity Definition

Resistor	Definition Point	Min	Max	Unit	Notes
			110+(dR _{on} dT x $ \Delta T $)+(dR _{on} dV x $ \Delta V $)		1,2
VOH _{PU}	0.50 x VDDQ	90-(dVOHdT x $ \Delta T $)-(dVOHdV x $ \Delta V $)	110+(dVOHdT x $ \Delta T $)+(dVOHdV x $ \Delta V $)	%	1,2,5
R _{TT(I/O)}	0.50 x VDDQ	90-($dR_{on}dT \times \Delta T $)-($dR_{on}dV \times \Delta V $)	110+($dR_{on}dT \times \Delta T $)+($dR_{on}dV \times \Delta V $)	%	1,2,3
R _{TT(In)}	0.50 x VDDQ	90-($dR_{on}dT \times \Delta T $)-($dR_{on}dV \times \Delta V $)	110+($dR_{on}dT \times \Delta T $)+($dR_{on}dV \times \Delta V $)	%	1,2,4

Note.

- 1. $\Delta T = T T(@ Calibration)$, $\Delta V = V V(@ Calibration)$
- 2. dR_{ON}dT, dR_{ON}dV, dVOHdT, dVOHdV, dR_{TT}dV, and dR_{TT}dT are not subject to production test but are verified by design and characterization.
- 3. This parameter applies to Input/Output pin such as DQS, DQ and DMI.
- 4. This parameter applies to Input pin such as CK, CA and CS.
- 5. Refer to 4.35 Pull Up/Pull Down Driver Characteristics for VOH_{PU}.

Table - Output Driver and Termination Register Temperature and Voltage Sensitivity

Symbol	Parameter	Min	Max	Unit
dR _{ON} dT	R _{ON} Temperature Sensitivity	0.00	0.75	%/°C
dR _{ON} dV	R _{ON} Voltage Sensitivity	0.00	0.20	%/mV
dVOHdT	VOH Temperature Sensitivity	0.00	0.75	%/°C
dVOHdV	VOH Voltage Sensitivity	0.00	0.35	%/mV
dR _{TT} dT	R _{TT} Temperature Sensitivity	0.00	0.75	%/°C
dR _{TT} dV	R _{TT} Voltage Sensitivity	0.00	0.20	%/mV

IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)



4.40. Power Down Mode

4.40.1. Power Down Entry and Exit

Power-down is asynchronously entered when CKE is driven LOW. CKE must not go LOW while the following operations are in progress:

- Mode Register Read
- Mode Register Write
- Read
- Write
- VREF(CA) Range and Value setting via MRW
- VREF(DQ) Range and Value setting via MRW
- Command Bus Training mode Entering/Exiting via MRW
- VRCG High Current mode Entering/Exiting via MRW

And the LPDDR4 DRAM cannot be placed in power-down state during "Start DQS Interval Oscillator" operation.

CKE can go LOW while any other operations such as row activation, Precharge, Auto Precharge, or Refresh are in progress. The power-down IDD specification will not be applied until such operations are complete. Power-down entry and exit are shown in Figure below.

Entering power-down deactivates the input and output buffers, excluding CKE and Reset_n. To ensure that there is enough time to account for internal delay on the CKE signal path, CS input is required stable Low level and CA input level is don't care after CKE is driven LOW, this timing period is defined as tCKELCS. Clock input is required after CKE is driven LOW, this timing period is defined as tCKELCK. CKE LOW will result in deactivation of all input receivers except Reset_n after tCKELCK has expired. In power-down mode, CKE must be held LOW; all other input signals except Reset_n are "Don't Care". CKE LOW must be maintained until tCKE,min is satisfied.

VDDQ may be turned off during power-down after tCKELCK(Max(5ns,5nCK)) is satisfied(Refresh to Figure below about tCKELCK). Prior to exiting power-down, VDDQ must be within its minimum/maximum operating range.

No refresh operations are performed in power-down mode except Self-Refresh power-down. The maximum duration in non-Self-Refresh power-down mode is only limited by the refresh requirements outlined in the Refresh command section.

The power-down state is asynchronously exited when CKE is driven HIGH. CKE HIGH must be maintained until tCKE,min is satisfied. A valid, executable command can be applied with power-down exit latency tXP after CKE goes HIGH. Power-down exit latency is defined in the AC timing parameter table. Clock frequency change or Clock Stop is inhibited during tCMDCKE, tCKELCK, tCKCKEH, tXP, tMRWCKEL and tZQCKE periods. If power-down occurs when all banks are idle, this mode is referred to as idle power-down.

If power-down occurs when there is a row active in any bank, this mode is referred to as active power-down. And If power-down occurs when Self Refresh is in progress, this mode is referred to as Self Refresh power-down in which the internal refresh is continuing in the same way as Self Refresh mode.

When CA, CK and/or CS ODT is enabled via MR11 OP[6:4] and also via MR22 or CA-ODT pad setting, the rank providing ODT will continue to terminate the command bus in all DRAM states including power-down when VDDQ is stable and within its minimum/maximum operating range.






Figure - Basic Power-down Entry and Exit Timing

1. Input clock frequency can be changed or the input clock can be stopped or floated during power-down, provided that upon exiting power-down, the clock is stable and within specified limits for a minimum of RU(tCKCKEH/tCK) of stable clock prior to power-down exit and the clock frequency is between the minimum and maximum specified frequency for the speed grade in use.




Figure - Read and Read with Auto-precharge to Power-Down Entry

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Read Command or Read with Auto Precharge Command to falling edge of CKE signal is as follows.
 - Read Post-amble = 0.5nCK : MR1 OP[7]=[0] : (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 1tCK
 - Read Post-amble = 1.5nCK: MR1 OP[7]=[1]: (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 2tCK







Figure - Write and Mask Write to Power-Down Entry

NOTES:

- 1. CKE must be held HIGH until the end of the burst operation.
- 2. Minimum Delay time from Write Command or Mask Write Command to falling edge of CKE signal is as follows. (WL x tCK) + tD-QSS(Max) + tDQS2DQ(Max) + $(BL/2) \times tCK$) + tWR
- 3. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].
- 4. This timing diagram only applies to the Write and Mask Write Commands without Auto Precharge.




Figure - Write and Masked Write with Auto Precharge to Power-Down Entry



- NOTES: 1. CKE must be held HIGH until the end of the burst operation.
 - 2. Delay time from Write with Auto Precharge Command or Mask Write with Auto Precharge Command to falling edge of CKE signal is more than (WL x tCK) + tDQSS(Max) + tDQS2DQ(Max) + ((BL/2) x tCK) + (nWR x tCK) + (2 x tCK)
 - 3. Internal Precharge Command
 - 4. This timing is applied regardless of DQ ODT Disable/Enable setting: MR11[OP2:0].


Figure - Refresh entry to Power-Down Entry



Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.




Figure - Activate Command to Power-Down Entry



Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.


Figure - Precharge Command to Power-Down Entry



Notes: 1. CKE must be held HIGH until tCMDCKE is satisfied.



Figure - Mode Register Read to Power-Down Entry



NOTES: 1. CKE must be held HIGH until the end of the burst operation.


^{2.} Minimum Delay time from Mode Register Read Command to falling edge of CKE signal is as follows:

Read Post-amble = 0.5nCK: MR1 OP[7]=[0]: (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 1tCK

Read Post-amble = 1.5nCK: MR1 OP[7]=[1]: (RL x tCK) + tDQSCK(Max) + ((BL/2) x tCK) + 2tCK




Figure - MRW to Power-Down Entry



2. This timing is the general definition for Power Down Entry after Mode Register Write Command. When a Mode Register Write Command changes a parameter or starts an operation that requires special timing longer than tMRWCKEL, that timing must be satisfied before CKE is driven low.

Changing the Vref(DQ) value is one example, in this case the appropriate Vref_time-Short/Middle/Long must be satisfied.

Figure - MPC ZQCAL_start to Power-Down Entry



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

4.41. Input clock stop and frequency change

LPDDR4 SDRAMs support input clock frequency change during CKE LOW under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to changing the frequency;
- The related timing conditions (tRCD, tRP) have been met prior to changing the frequency;
- The initial clock frequency shall be maintained for a minimum of tCKELCK after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of tCKCKEH prior to CKE going HIGH

After the input clock frequency is changed and CKE is held HIGH, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE LOW under the following conditions:

- CK_t and CK_c are don't care during clock stop;
- Refresh requirements apply during clock stop;
- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate or Precharge commands have executed to completion prior to stopping the clock;
- The related timing conditions (tRCD, tRP) have been met prior to stopping the clock;
- The initial clock frequency shall be maintained for a minimum of tCKELCK after CKE goes LOW;
- The clock satisfies tCH(abs) and tCL(abs) for a minimum of tCKCKEH prior to CKE going HIGH

LPDDR4 devices support input clock frequency change during CKE HIGH under the following conditions:

- tCK(abs)min is met for each clock cycle;
- Refresh requirements apply during clock frequency change;
- Any Activate, Read, Write, Precharge, Mode Register Write, or Mode Register Read commands must have executed to completion, including any associated data bursts prior to changing the frequency;
- The related timing conditions (tRCD, tWR, tWRA, tRP, tMRW, tMRR, etc.) have been met prior to changing the frequency;
- Non Target ODT function is completed which means that ODTLoff or ODTLoff_rd must be satisfied before clock frequency change.
- CS shall be held LOW during clock frequency change;
- During clock frequency change, only REFab or REFpb commands may be executing;
- The LPDDR4 SDRAM is ready for normal operation after the clock satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK+tXP.

After the input clock frequency is changed, additional MRW commands may be required to set the WR, RL etc. These settings may need to be adjusted to meet minimum timing requirements at the target clock frequency.

LPDDR4 devices support clock stop during CKE HIGH under the following conditions:

- CK_t is held LOW and CK_c is held HIGH during clock stop;
- CS shall be held LOW during clock clock stop;
- · Refresh requirements apply during clock stop;



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

- During clock stop, only REFab or REFpb commands may be executing;
- Any Activate, Read, Write, MPC(WRFIFO,RDFIFO,RDDQCAL), Precharge, Mode Register Write or Mode Register Read commands must have executed to completion, including any associated data bursts and extra 4 clock cycles must be provided prior to stopping the clock;
- The related timing conditions (tRCD, tWR, tRP, tMRW, tMRR, tZQLAT, etc.) have been met prior to stopping the clock;
- Read with auto pre-charge and write with auto pre-charge commands need extra 4 clock cycles in addition to the related timing constraints, nWR and nRTP, to complete the operations.
- Non Target ODT function is completed which means that ODTLoff or ODTLoff_rd must be satisfied before clock stop.
- REFab, REFpb, SRE, SRX and MPC(Zqcal Start)commands are required to have 4 additional clocks prior to stopping the clock same as CKE=L case.
- The LPDDR4 SDRAM is ready for normal operation after the clock is restarted and satisfies tCH(abs) and tCL(abs) for a minimum of 2*tCK+tXP.



4.42. Truth Tables

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4 device must be powered down and then restarted through the specified initialization sequence before normal operation can continue.

CDD CA Direct(C)

4.42.1. Command Truth Table

CDD C

Precharge (Per Bank, All Bank)	1,2 1,9,13 1,2,3,4 1,2,3,4
Multi Purpose Command (MPC) H L L L L U DP6 R1 Precharge (Per Bank, All Bank) H L L L L L H AB R1 Refresh (Per Bank, All Bank) L BA0 BA1 BA2 V V V R2 Self Refresh (Per Bank, All Bank) L BA0 BA1 BA2 V V V R2 Self Refresh Entry H L L L H L L H L L H L R2 L R2 L R2 L	1,9,13 1,2,3,4 1,2,3,4
(MPC) L OPO OP1 OP2 OP3 OP4 OP5 R2 Precharge (Per Bank, All Bank) H L L L L H ABA BA1 BA2 V V V R2 Refresh (Per Bank, All Bank) L BA0 BA1 BA2 V V V R2 Self Refresh Entry H L L L H L ABA BA1 BA2 V V R2 Write-1 H L L H L L H L R2 Write-1 H L L H L L H L R2 Mask Write-1 H L L H L H L R1 R2 RFU H L L H H L H L R1 L R2 R2 RFU H L <	1,2,3,4
Precharge Prec	1,2,3,4
Companies Comp	1,2,3,4
Refresh (Per Bank, All Bank)	1,2,3,4
Ceach Ceac	
Self Refresh Entry	
Self Refresh Entry	1,2
H	1,2
Self Refresh Exit	
Self Refresh Exit	1,2,3,6,7, 9,13
Self Refresh Exit	9,13
Mask Write-1 H	1,2
Nask Write-1	1,2
RFU RFU RFU READ-1 Read-1 L BAO BA1 BA2 V C9 AP R2 R2 R2 R2 R2 Read-1 L BAO BA1 BA2 V R2 R2 R2 R2 R2 R2 R2 READ-1 L BAO BA1 BA2 V C9 AP R2 R1 L CAS-2 (Write-2 or Mask Write-2 or Mask Write-2 or Read-2 or MRR-2) L CAS-2 (C2 C3 C4 C5 C6 C7 R2 RFU RFU RFU RFU RFU RFU RFU	1,2,3,5,6,
RFU Read-1 Read-1 L BA0 BA1 BA2 V CAS-2 (Write-2 or Mask Write-2 or Read-2 or MRR-2) L CC2 CC3 CC4 CC5 CC6 CC7 R2 RFU RFU L RFU L H L D D T R1	9,13
Read-1	1,2
CAS-2 (Write-2 or Mask Write-2 or Read-2 or MRR-2)	1,2
CAS-2 (Write-2 or Mask Write-2 or Read-2 or MRR-2) RFU RFU H L H L H L H C8 R1 C2 C3 C4 C5 C6 C7 R2 R1 V R2 RFU RFU H L H L H L H L H V R1 L V R2 MRW-1	1/2/3/3//
RFU	9,13
RFU	1.0.0
RFU L V R2 RFU H L H H V R1 L V R2 H L H L H OP7 R1	1,8,9
RFU L V R2 H L H L H H V R1 L V R2 H L H L H C P7 R1	1,2
RFU L V R2 MRW-1 H L H H L DP7 R1	1,2
L V R2 MDW-1 H L H H L DP7 R1	1,2
MDW_{-1}	1,2
L MAO MA1 MA2 MA3 MA4 MA5 R2	1,11
	-,
MRW-2 H L H H DP6 R1	1,11
L OP0 OP1 OP2 OP3 OP4 OP5 R2	-,
MRR-1 H L H H L V R1 1	1 2 12 13
L MAU MAI MAZ MA3 MA4 MA5 R2	1,2,12,13
RFU H L H H H V R1	1,2
L V R2	1,2
Activate-1 H H L R12 R13 R14 R15 R1	1 2 2 10
L BAO BAI BAZ V R10 R11 R2	17710
Activate-2 H R17 R18 R6 R7 R8 R9 R1	1,2,3,10
L R0 R1 R2 R3 R4 R5 R2	1,2,3,10

Notes

1. All LPDDR4 commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

clock. Deselect command is 1 clock cycle long.

- 2. "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.
- 3. Bank addresses BA[2:0] determine which bank is to be operated upon.
- 4. AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.
- 5. Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).
- 6. AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.
- 7. If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L".
- 8. For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.
- 9. Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands.
- 10. Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.
- 11. MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.
- 12. MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.
- 13. The Non-Target DRAM function is supported for Write-1, Mask Write-1, Read-1, Mode Register Read- 1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command. And CAS-2 is not needed for Non-Target DRAM and CAS-2 Non-target ODT is used instead. The Non-Target DRAM function as optional feature. Refer to vendor specific datasheets.
- 14. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be immediately followed by CAS-2 Non-target ODT command consecutively without any other command in between. Write-1, Mask Write-1, Read-1, Mode Register Read-1, MPC (only Write FIFO, Read FIFO and Read DQ calibration) command must be issued first before issuing CAS-2 Non-target ODT command.
- 15. In case of the densities which not to use R17 and R18 as row address, R17 and R18 must both be driven High for every ACT-2 command to maintain backward compatibility.

IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)



4.43. Target Row Refresh - TRR

A LPDDR4 SDRAM's row has a limited number of times a given row can be accessed within a refresh period (tREFW * 2) prior to requiring adjacent rows to be refreshed. The Maximum Activate Count (MAC) is the maximum number of activates that a single row can sustain within a refresh period before the adjacent rows need to be refreshed. The row receiving the excessive actives is the Target Row (TRn), the adjacent rows to be refreshed are the victim rows. When the MAC limit is reached on TRn, either the LPDRR4 SDRAM receive all (R * 2) Refresh Commands before another row activate is issued, or the LPDRR4 SDRAM should be placed into Targeted Row Refresh (TRR) mode. The TRR Mode will re-fresh the rows adjacent to the TRn that encountered tMAC limit.

If LPDDR4 SDRAM supports Unlimited MAC value: MR24 [OP2:0=000] and MR24 [OP3=1], Target Row Refresh operation is not required. Even though LPDDR4 SDRAM allows to set MR24 [OP7=1]: TRR mode enable, in this case LPDDR4 SDRAM's behavior is vendor specific. For example, a certain LPDDR4 SDRAM may ignore MRW command for entering/exiting TRR mode or a certain SDRAM may support commands related TRR mode. See vendor device datasheets for details about TRR mode definition at supporting Unlimited MAC value case.

There could be a maximum of two target rows to a victim row in a bank. The cumulative value of the activates from the two target rows on a victim row in a bank should not exceed MAC value as well.

Fields required to support the TRR settings are shown in the MR24 table. Setting MR24 [OP7=1] enables TRR Mode and setting MR24 [OP7=0] disables TRR Mode. MR24 [OP6:OP4] defines which bank (BAn) the target row is located in.

The TRR mode must be disabled during initialization as well as any other LPDRR4 SDRAM calibration modes. The TRR mode is entered from a DRAM Idle State, once TRR mode has been entered, no other Mode Register commands are allowed until TRR mode is completed, except setting MR24 [OP7=0] to interrupt and reissue the TRR mode is allowed. When enabled; TRR Mode is self-clearing; the mode will be disabled automatically after the completion of defined TRR flow; after the 3rd BAn precharge has completed plus tMRD. Optionally the TRR mode can also be exited via another MRS command at the completion of TRR by setting MR24 [OP7=0]; if the TRR is exited via another MRS command, the value written to MR24 [OP6:OP4] are don't cares.


TRR Mode Operation

- 1. The timing diagram in Figure "TRR Mode Timing Example" depicts TRR mode. The following steps must be performed when TRR mode is enabled. This mode requires all three ACT (ACT1, ACT2 and ACT3) and three cor-responding PRE commands (PRE1, PRE2 and PRE3) to complete TRR mode. A Precharge All (PREA) commands issued while LPDRR4 SDRAM is in TRR mode will also perform precharge to BAn and counts towards a PREn command.
- 2. Prior to issuing the MRW command to enter TRR mode, the SDRAM should be in the idle state. A MRW command must be issued with MR24 [OP7=1] and MR24 [OP6:OP4] defining the bank in which the targeted row is located. All other MR24 bits should remain unchanged.
- 3. No activity is to occur in the DRAM until tMRD has been satisfied. Once tMRD has been satis-fied, the only commands to BAn allowed are ACT and PRE until the TRR mode has been com-pleted.
- 4. The first ACT to the BAn with the TRn address can now be applied, no other command is al-lowed at this point. All other banks must remain inactive from when the first BAn ACT command is issued until [(1.5 * tRAS) + tRP] is satisfied.



- 5. After the first ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued (1.5 * tRAS) later; and then followed tRP later by the second ACT to the BAn with the TRn address. Once the 2nd activate to the BAn is issued, nonBAn banks are allowed to have activity.
- 6. After the second ACT to the BAn with the TRn address is issued, a PRE to BAn is to be issued tRAS later and then followed tRP later by the third ACT to the BAn with the TRn address.
- 7. After the third ACT to the BAn with the TRn address is issued, a PRE to BAn would be issued tRAS later; and once the third PRE has been issued, nonBAn bank groups are not allowed to have activity until TRR mode is exited. The TRR mode is completed once tRP plus tMRD is satisfied.
- 8. TRR mode must be completed as specified to guarantee that adjacent rows are refreshed. Any-time the TRR mode is interrupted and not completed, the interrupted TRR Mode must be cleared and then subsequently performed again. To clear an interrupted TRR mode, an MR24 change is required with setting MR24 [OP7=0], MR24 [OP6:OP3] are don't care, followed by three PRE to BAn, tRP time in between each PRE command. The complete TRR sequence (Steps 2-7) must be then re-issued and completed to guarantee that the adjacent rows are refreshed.
- 9. Refresh command to the LPDRR4 SDRAM or entering Self-Refresh mode is not allowed while the DRAM is in TRR mode.

Figure - TRR Mode Timing Example



- PRE ALL also counts if issued instead of PREn. TRR mode is cleared by DRAM after PRE3 to the BAn bank.
- 5. Activate commands to BAn during TRR mode do not provide refreshing support, i.e. the Refresh counter is unaffected.
- 6. The DRAM must restore the degraded row(s) caused by excessive activation of the targeted row (TRn) neccessary to meet refresh requirements.
- 7. A new TRR mode must wait tMRD+tRP time after the third precharge.
- 8. BAn may not be used with any other command.
- 9. ACT and PRE are the only allowed commands to BAn during TRR Mode.
- 10. Refresh commands are not allowed during TRR mode
- 11. All DRAM timings are to be met by DRAM during TRR mode such as tFAW. Issuing of ACT1, ACT2 and ACT3 counts towards tFAW budget.



4.44. Post Package Repair - PPR

LPDDR4 supports Fail Row address repair as an optional feature and it is readable through MR25 OP[7:0]. PPR provides simple and easy repair method in the system and Fail Row address can be repaired by the electrical programming of Electrical-fuse scheme.

With PPR, LPDDR4 can correct 1Row per Bank.

Electrical-fuse cannot be switched back to un-fused states once it is programmed. The controller should prevent unintended the PPR mode entry and repair.

4.44.1. Fail Row Address Repair


The following is procedure of PPR.

- 1. Before entering 'PPR' mode, All banks must be Precharged
- 2. Enable PPR using MR4 bit "OP4=1" and wait tMRD
- 3. Issue ACT command with Fail Row address
- 4. Wait tPGM to allow DRAM repair target Row Address internally and issue PRE
- 5. Wait tPGM_Exit after PRE which allow DRAM to recognize repaired Row address
- 6. Exit PPR with setting MR4 bit "OP4=0"
- 7. LPDDR4 will accept any valid command after tPGMPST
- 8. In More than one fail address repair case, Repeat Step 2 to 7

Once PPR mode is exited, to confirm if target row is repaired correctly, host can verify by writing data into the target row and reading it back after PPR exit with MR4 [OP4=0] and tPGMPST.

The following Timing diagram show PPR related MR bits and its operation.

Figure - PPR Timing







5. Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Parameter	Symbol	Min	Max	Unit	Notes
VDD1 supply voltage relative to VSS	VDD1	-0.4	2.1	V	1
VDD2 supply voltage relative to VSS	VDD2	-0.4	1.5	V	1
VDDQ supply voltage relative to VSSQ	VDDQ	-0.4	1.5	V	1
Voltage on Any Pin except VDD1 relative to VSS	VIN, VOUT	-0.4	1.5	V	
Storage Temperature	TSTG	-55	125	°C	2

- 1. See the section "Power-up, Initialization, and Power-off" for information about relationships between power supplies.
- 2. Storage Temperature is the case surface temperature on the center/top side of the device. For the measurement conditions, please refer to JESD51-2 standard.



6. AC and DC Operating Conditions

6.1. Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Core Power 1	VDD1	1.70	1.80	1.95	V	1,2
Core Power 2 & CA Power	VDD2	1.06	1.10	1.17	V	1,2,3
I/O Buffer Power	VDDQ	0.57	0.60	0.65	V	2,3

- 1. VDD1 uses significantly less current than VDD2.
- 2. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.
- 3. VdIVW and TdIVW limits described elsewhere in this document apply for voltage noise on supply voltages of up to 45mV (peak-to-peak) from DC to 20MHz.



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)


6.2. Input Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input Leakage current	I_{L}	-4	4	uA	1,2

Notes:

 $1. \ \, \text{For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input 0V} \leq \text{VIN} \leq \text{VDD2 (All other pins not under test = 0V)}.$

2. CA ODT is disabled for CK_t, CK_c, CS, and CA.





6.3. Input/Output Leakage Current

Parameter	Symbol	Min	Max	Unit	Notes
Input/Output Leakage current	I_{OZ}	-5	5	uA	1,2

- 1. For DQ, DQS_t, DQS_c and DMI. Any I/O 0V \leq VOUT \leq VDDQ.
- 2. I/Os status are disabled: High Impedance and ODT Off.



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

6.4. Operating Temperature

Parameter		Symbol	Min	Max	Unit	Note
Operating Temperature	Standard	Topes	-25	85	00	1
Operating reinperature	Extended	OPER	85	105	'	1

- 1. Operating Temperature is the case surface temperature on the center-top side of the LPDDR4 device. For the measurement conditions, please refer to JESD51-2 standard.
- 2. Some applications require operation of LPDDR4 in the maximum temperature conditons in the Elevated Temperature Range between 85°C and 105°C case temperature. For LPDDR4 devices, derating may be neccessary to operate in this range. See MR4 on the section "Mode Register".
- 3. Either the device case temperature rating or the temperature sensor (See the section of "Temperature Sensor") may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Elevated Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



7. AC and DC Input Measurement Levels

7.1. 1.1V High speed LVCMOS (HS_LLVCMOS)

7.1.1. Standard specifications


All voltages are referenced to ground except where noted.

Table - LPDDR4 Input level for CKE

Parameter	Symbol	Min	Max	Unit	Notes
Input high level (AC)	VIH(AC)	0.75*VDD2	VDD2+0.2	V	1
Input low level (AC)	VIL(AC)	-0.2	0.25*VDD2	V	1
Input high level (DC)	VIH(DC)	0.65*VDD2	VDD2+0.2	V	
Input low level (DC)	VIL(DC)	-0.2	0.35*VDD2	V	

Notes:

Figure - Input AC timing definition for CKE



Note:

- 1. AC level is guaranteed transition point
- 2. DC level is hysteresis



7.1.2. LPDDR4 Input Level for Reset_n and ODT_CA


This definition applies to Reset_n and ODT_CA.

Table - LPDDR4 Input level for Reset_n and ODT_CA

Parameter	Symbol	Min	Max	Unit	Notes
Input high level	VIH	0.8*VDD2	VDD2+0.2	V	1
Input low level	VIL	-0.2	0.20*VDD2	V	1

Notes:

Figure - Input AC timing definition



^{1.} Refer to LPDDR4 AC Over/Undershoot section.

^{1.} Refer to LPDDR4 AC Over/Undershoot section.




7.1.3. AC Over/Undershoot

7.1.3.1. LPDDR4 AC Over/Undershoot

Table - LPDDR4 AC Over/Undershoot

Parameter	Specification	Units
Maximum peak amplitude allowed for overshoot area	0.35	V
Maximum peak amplitude allowed for undershoot area	0.35	V
Maximum overshoot area above VDD/VDDQ	0.8	V-ns
Maximum undershoot area below VSS/VSSQ	0.8	V-ns

Figure - AC Overshoot and Undershoot Definition for Address and Control Pins



Time (ns)



7.2. Differential Input Voltage

7.2.1. Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff_CK is the peak to peak voltage centered on 0 volts differential and Vindiff_CK /2 is max and min peak voltage from 0V.




Figure - CK Differential Input Voltage

Table - CK differential input voltage

		Data Rate							
Parameter	Symbol	1600/1867 ^a		2133/2400/3200		3733/4266		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation.

Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))

 $f(t) = VCK_t - VCK_c$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.



7.2.2. Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/2). Vindiff_DQS is the peak to peak voltage centered on 0 volts differential and Vindiff_DQS /2 is max and min peak voltage from 0V.




Figure - DQS Differential Input Voltage

Table - CK differential input voltage

			_							
				Data	Rate					
Parameter	Symbol	1600/1867 ^a		2133/2400/3200		0 3733/4266		Unit	Notes	
		Min	Max	Min	Max	Min	Max			
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1	

Notes:

1. The peak voltage of Differential CK signals is calculated in a following equation. Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage)

Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t))


 $f(t) = VDQS_t - VDQS_c$

a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867



7.2.3. Differential Input Cross Point Voltage

Figure - DQS input crosspoint voltage (Vix)



NOTES: 1. The base level of Vix_DQS_FR/RF is VrefDQ that is LPDDR4 SDRAM internal setting value by Vref Training.


Table - DQS input voltage crosspoint (Vix) ratio

Parameter	Symbol	min/max	LPDDR4 2133	LPDDR4 3200	LPDDR4 3733/ 4200	Units	Notes
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	max	20	20	20	%	1,2

- 1. Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_FR/|Min(f(t))|
- 2. Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_RF/Max(f(t))
- a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.



Figure - CK input crosspoint voltage (Vix)



NOTES: 1. The base level of Vix_CK_FR/RF is V_{REF}CA that is LPDDR4 SDRAM internal setting value by V_{REF} Training.

Table - CK input voltage crosspoint (Vix) ratio

Parameter	Symbol	min/max	LPDDR4 2133	LPDDR4 3200	LPDDR4 4200	Units	Notes
CK Differential input crosspoint voltage ratio	Vix_CK_ratio	max	25	25	25	%	1,2

- 1. Vix_CK_Ratio is defined by this equation: $Vix_CK_Ratio = Vix_CK_FR/|Min(f(t))|$
- 2. Vix_CK_Ratio is defined by this equation: $Vix_CK_Ratio = Vix_CK_RF/Max(f(t))$
- a. The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1867.



7.3. Input Level for ODT(ca) input

Table - LPDDR4 Input level for ODT(ca)

Symbol		Min	Max	Unit	Notes
ODT Input high level	VIHODT	0.75*VDD2	VDD2+0.2	V	
ODT Input low level	VILODT	-0.2	0.25*VDD2	V	



7.4. Single Ended Output Slew Rate

Figure - Single Ended Output Slew Rate Definition




Table - Output Slew Rate (Single-ended)

Parameter	Symbol	_	lue	Units
T di diffecci	Symbol	Min (Note 1)	Max (Note 2)	Omes
Single-ended Output Slew Rate (VOH = VDDQ*0.5)	SRQse	3.5	9.0	V/ns
Output slew-rate matching ratio (Rise to Fall)		0.8	1.2	

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals

- 1 Measured with output reference load.
- 2 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 3 The output slew rate for falling and rising edges is defined and measured between VOL(AC)=0.2*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
- 4 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.



7.5. Differential Output Slew Rate

Figure - Differential Output Slew Rate Definition




Table - Differential Output Slew Rate

Parameter	Symbol	Va	Units	
raidiletei	Symbol	Min (Note 1)	Max (Note 2)	Oilits
Differential Output Slew Rate (VOH = VDDQ*0.5)	SRQdiff	7	18	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

- 1 Measured with output reference load.
- 2 The output slew rate for falling and rising edges is defined and measured between VOL(AC)=-0.8*VOH(DC) and VOH(AC)= 0.8*VOH(DC).
- 3 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.



7.6. Overshoot and Undershoot Specification for LVSTL


Table - AC Overshoot / Undershoot Specification

Parameter	Value	Units
Maximum peak amplitude allowed for overshoot area	0.3	V
Maximum peak amplitude allowed for undershoot area	0.3	V
Maximum overshoot area above VDD/VDDQ	0.1	V-ns
Maximum undershoot area below VSS/VSSQ	0.1	V-ns

Notes:

- 1. VDD stands for VDD2 for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. VDD stands for VDDQ for DQ, DMI, DQS_t and DQS_c.
- 2. VSS stands for VSS for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. VSS stands for VSSQ for DQ, DMI, DQS_t and DQS_c.
- 3. Maximum peak amplitude values are referenced from actual VDD and VSS values.
- 4. Maximum area values are referenced from maximum operating VDD and VSS values.

Figure - AC Overshoot and Undershoot Definition



Time (ns)



7.7. LVSTL Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.

SDRAM Output

Figure - Driver Output Reference Load for Timing and Slew Rate


Note: 1. All output timing parameter values (like t_{DQSCK} , t_{DQSQ} , t_{QHS} , t_{HZ} , t_{RPRE} etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.



7.8. LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in figure below.


Figure - LVSTL I/O Cell



To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as following procedure.

- 1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin.
- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is less than VOH.
- NMOS pull-down device is calibrated to 240 Ohms

Figure - Pull-down calibration




- 2) Then calibrate the pull-up device against the calibrated pull-down device.
- Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS)



- Set Strength Control to minimum setting
- Increase drive strength until comparator detects data bit is grater than VOH target
- NMOS pull-up device is now calibrated to VOH target

Figure - Pull-up calibration





8. Input/Output Capacitance

Table - Input/Output Capacitance

Parameter	Symbol	Min/Max	4266-533	Unit	Note	
Input capacitance, CK t and CK c	CCK	Min	0.5	рF	1,2	
input capacitance, cit_t and cit_e	CCR	Max	0.9	Pi	1,2	
Input capacitance delta, CK_t and CK_c	CDCK	Min	0.0	pF	1,2,3	
input capacitance delta, CK_t and CK_c	CDCK	Max	0.09	Pi	1,2,3	
Input capacitance, all other input-only pins	CI	Min	0.5	pF	1,2,4	
input capacitance, all other input-only pins	Ci	Max	0.9	Pi	1,2,7	
Input capacitance delta, all other input-only pins	CDI	Min	-0.1	рF	1,2,5	
Input capacitance delta, all other input-only pins	CDI	Max	0.1	Pi	1,2,3	
Input/output capacitance, DQ, DMI, DQS_t, DQS_c	CIO	Min	0.7	pF	1,2,6	
input/output capacitance, bQ, birit, bQs_t, bQs_c	CIO	Max	1.3	Pi	1,2,0	
Input/output capacitance delta, DOS t and DOS c	CDDQS	Min	0.0	pF	1,2,7	
input/output capacitance delta, bQ5_t and bQ5_t	CDDQ3	Max	0.1	Pi	1,2,7	
Input/output capacitance delta, DQ and DM	CDIO	Min	-0.1	pF	1 2 8	
Impuryoutput capacitance delta, bQ and bM	CDIO	Max	0.1	וא	1,2,8	
Input/Output Capacitance ZO	CZQ	Min	0.0	pF	1,2	
Input output capacitance 2Q	CZQ	Max	5.0	Pi	1,∠	

- 1. This parameter applies to die device only (does not include package capacitance).
- This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
- 3. Absolute value of CCK_t . CCK_c.
- 4. CI applieds to CS_n, CKE, CA0~CA5.
- 5. CDI = CI . $0.5 * (CCK_t + CCK_c)$
- 6. DMI loading matches DQ and DQS.
- 7. Absolute value of CDQS_t and CDQS_c.
- 8. CDIO = CIO . $0.5 * (CDQS_t + CDQS_c)$ in byte-lane.



9. IDD Specification Parameters and Test Conditions

9.1. IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise:

LOW: $VIN \le VIL(DC) MAX$ HIGH: $VIN \ge VIH(DC) MIN$

STABLE: Inputs are stable at a HIGH or LOW level

SWITCHING: See following tables for switching definition of signals.

Table - Definition of switching for CA input signals

	Switching for CA											
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8				
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH				
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW				
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH				
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH				

Notes:

- 1. CS must always be driven LOW.
- 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
- 3. The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Table - CA pattern for IDD4R for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	Reau-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-Z	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+9	HIGH	LOW	i\cau-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA3-Z	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

- 1. BA[2:0] = 010, C[9:4] = 000000 or 111111, Burst Order C[3:2] = 00 or 11 (Same as LPDDR3 IDD4R Spec)
- 2. Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



Table - CA pattern for IDD4W for BL=16

Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+1	HIGH	LOW	AALIGE-T	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+9	HIGH	LOW	AALIGE-T	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA3-2	L	L	Н	Н	Н	Н
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L

- 1. BA[2:0] = 010, C[9:4] = 000000 or 111111 (Same as LPDDR3 IDD4W Spec.)
- 2. Difference from LPDDR3 Spec:
 - 1-No burst ordering
 - 2-CA pins are kept low with DES CMD to reduce ODT current.

Table - Data Pattern for IDD4W (DBI off) for BL=16

				DBI OF	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2



				DBI OF	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		

- 1. Simplified pattern compared with last showing.
- 2. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.

Table - Data Pattern for IDD4R (DBI off) for BL=16

				DBI O	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4



DBI OFF case										No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

Table - Data Pattern for IDD4W (DBI on) for BL=16

DBI ON case										No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4

^{1.} Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



DBI ON case										No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	

Table - Data Pattern for IDD4R (DBI on) for BL=16

Table - Data Pattern for IDD4R (DBI on) for BL=16 DBI ON case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
	•	•		•	•	•	•	•	•	
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4

^{1.} Green colored cells are DBI enabled burst.



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

DBI ON case												
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI											
BL30												
BL31	1	1	1	1	0	0	0	0	0	4		
No. of 1's	8	8	8	8	8	8	16	16	8			

Notes:

Table - CA pattern for IDD4R for BL=32

	Table	-	terri for 100+K						
Clock Cycle Number	CKE	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
N	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	i i i i i i i i i i i i i i i i i i i	L	Н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW		L	L	L	L	L	L
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L
N+8	HIGH	LOW	Deselect	L	L	L	L	L	L
N+9	HIGH	LOW	Deselect	L	L	L	L	L	L
N+10	HIGH	LOW	Deselect	L	L	L	L	L	L
N+11	HIGH	LOW	Deselect	L	L	L	L	L	L
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L
N+16	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+17	HIGH	LOW	Redu-1	L	Н	L	L	L	L
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+19	HIGH	LOW	CAS-2	Н	Н	L	Н	Н	Н
N+20	HIGH	LOW	Deselect	L	L	L	L	L	L
N+21	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L
N+23	HIGH	LOW	Deselect	L	L	L	L	L	L
N+24	HIGH	LOW	Deselect	L	L	L	L	L	L
N+25	HIGH	LOW	Deselect	L	L	L	L	L	L
N+26	HIGH	LOW	Deselect	L	L	L	L	L	L
N+27	HIGH	LOW	Deselect	L	L	L	L	L	L
N+28	HIGH	LOW	Deselect	L	L	L	L	L	L
N+29	HIGH	LOW	Deselect	L	L	L	L	L	L
N+30	HIGH	LOW	Deselect	L	L	L	L	L	L
N+31	HIGH	LOW	Deselect	L	L	L	L	L	L
L	·	·	ı	1	ı	ı	ı	ı	L

Notes:

1. BA[2:0] = 010, C[9:5] = 00000 or 11111, Burst Order C[4:2] = 000 or 111

^{1.} Green colored cells are DBI enabled burst.



Table - CA pattern for IDD4W for BL=32

Clock Cycle Number CKE CS Command CA0 CA1 CA2 CA3 CA4 C											
Clock Cycle Number			Command	CA0	CA1	CA2	CA3	CA4	CA5		
N	HIGH	HIGH	Write-1	L	L	Н	L	L	L		
N+1	HIGH	LOW	WILCE-I	L	Н	L	L	L	L		
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L		
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L		
N+4	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+5	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+6	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+7	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+8	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+9	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+10	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+11	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+12	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+13	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+14	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+15	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+16	HIGH	HIGH	Write-1	L	L	Н	L	L	L		
N+17	HIGH	LOW	wille-1	L	Н	L	L	Н	L		
N+18	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н		
N+19	HIGH	LOW	CAS-2	L	L	L	Н	Н	Н		
N+20	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+21	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+22	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+23	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+24	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+25	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+26	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+27	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+28	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+29	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+30	HIGH	LOW	Deselect	L	L	L	L	L	L		
N+31	HIGH	LOW	Deselect	L	L	L	L	L	L		
otoc	1	1	l	1	1	1	1	1	·		

1. BA[2:0] = 010, C[9:5] = 00000 or 11111

Table - Data Pattern for IDD4W (DBI off) for BL=32

DBI OFF case												
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI											
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		



				DBI OI	FF case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1′s
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9 BL10	0	0	0	0	0	0	0	0	0	4 0
BL10	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
				I						1
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21 BL22	0	0	0	0	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
DI 22	-		4	-	4			4		
BL32 BL33	1	1	1	1	1	1	1	1	0	8
BL33	0	0	0	0	0	0	0	0	0	4
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	1	1	1	1	1	1	0	0	0	6
BL39	1	1	1	1	0	0	0	0	0	4
BL40	1	1	1	1	1	1	1	1	0	8
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	1	1	1	1	1	1	0	0	0	6
BL47	1	1	1	1	0	0	0	0	0	4



				DBI O	F case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL48	1	1	1	1	1	1	0	0	0	6
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	1	1	1	1	1	1	1	1	0	8
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	1	1	1	1	1	1	0	0	0	6
BL59	1	1	1	1	0	0	0	0	0	4
BL60	1	1	1	1	1	1	1	1	0	8
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	32	32	32	32	32	32	32	32		

Table - Data Pattern for IDD4R (DBI off) for BL=32

DBI OFF case												
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's		
BL0	1	1	1	1	1	1	1	1	0	8		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		
BL6	1	1	1	1	1	1	0	0	0	6		
BL7	1	1	1	1	0	0	0	0	0	4		
BL8	1	1	1	1	1	1	1	1	0	8		
BL9	1	1	1	1	0	0	0	0	0	4		
BL10	0	0	0	0	0	0	0	0	0	0		
BL11	0	0	0	0	1	1	1	1	0	4		
BL12	0	0	0	0	0	0	1	1	0	2		
BL13	0	0	0	0	1	1	1	1	0	4		
BL14	1	1	1	1	1	1	0	0	0	6		
BL15	1	1	1	1	0	0	0	0	0	4		
BL16	1	1	1	1	1	1	1	1	0	8		
BL17	1	1	1	1	0	0	0	0	0	4		
BL18	0	0	0	0	0	0	0	0	0	0		

^{1.} Simplified pattern compared with last showing. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



DBI OFF case											
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	No. of 1's	
BL19	0	0	0	0	1	1	1	1	0	4	
BL20	1	1	1	1	1	1	0	0	0	6	
BL21	1	1	1	1	0	0	0	0	0	4	
BL22	0	0	0	0	0	0	1	1	0	2	
BL23	0	0	0	0	1	1	1	1	0	4	
BL24	0	0	0	0	0	0	0	0	0	0	
BL25	0	0	0	0	1	1	1	1	0	4	
BL26	1	1	1	1	1	1	1	1	0	8	
BL27	1	1	1	1	0	0	0	0	0	4	
BL28 BL29	0	0	0	0	0	0	1	1	0	2	
BL30	0	0	0	0	1	1	0	0	0	4 6	
BL31	1	1	1	1	0	0	0	0	0	4	
DL31	1	1	1	1	U	U	U	U	U	7	
BL32	1	1	1	1	1	1	1	1	0	8	
BL33	1	1	1	1	0	0	0	0	0	4	
BL34	0	0	0	0	0	0	0	0	0	0	
BL35	0	0	0	0	1	1	1	1	0	4	
BL36	0	0	0	0	0	0	1	1	0	2	
BL37	0	0	0	0	1	1	1	1	0	4	
BL38	1	1	1	1	1	1	0	0	0	6	
BL39	1	1	1	1	0	0	0	0	0	4	
BL40	1	1	1	1	1	1	1	1	0	8	
BL41	1	1	1	1	0	0	0	0	0	4	
BL42	0	0	0	0	0	0	0	0	0	0	
BL43	0	0	0	0	1	1	1	1	0	4	
BL44	0	0	0	0	0	0	1	1	0	2	
BL45	0	0	0	0	1	1	1	1	0	4	
BL46	1	1	1	1	1	1	0	0	0	6	
BL47	1	1	1	1	0	0	0	0	0	4	
BL48	1	1	1	1	1	1	1	1	0	8	
BL49	1	1	1	1	0	0	0	0	0	4	
BL50	0	0	0	0	0	0	0	0	0	0	
BL51	0	0	0	0	1	1	1	1	0	4	
BL52	1	1	1	1	1	1	0	0	0	6	
BL53	1	1	1	1	0	0	0	0	0	4	
BL54	0	0	0	0	0	0	1	1	0	2	
BL55	0	0	0	0	1	1	1	1	0	4	
BL56 BL57	0	0	0	0	0	0	0	0	0	0	
BL57 BL58	0	0	1	0	1	1	1	1	0	8	
BL58 BL59	1	1	1	1	0	0	0	0	0	8	
BL59 BL60	0	0	0	0	0	0	1	1	0	2	
BL60	0	0	0	0	1	1	1	1	0	4	
DL01	U	U	U	U	1	1	1	1	U	+	



DBI OFF case												
	DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI											
BL62	1	1	1	1	1	1	0	0	0	6		
BL63	1	1	1	1	0	0	0	0	0	4		
No. of 1's	32	32	32	32	32	32	32	32				

Table - Data Pattern for IDD4W (DBI on) for BL=32

DBI ON case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
				•	•	•	•	•	•	
BL16	0	0	0	0	0	0	1	1	1	3
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	0	0	0	0	0	0	0	0	1	1
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	1	1	1	3
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	0	0	1	1
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4

 $^{1.} Same \ data \ pattern \ was \ applied \ to \ DQ[4], \ DQ[5], \ DQ[6], \ DQ[7] \ for \ reducing \ complexity \ for \ IDD4W/R \ pattern \ programming.$



				DBI O	N case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4
BL48	0	0	0	0	0	0	1	1	1	3
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	1	1	0	2
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	0	0	0	0
BL53	0	0	0	0	1	1	1	1	0	4
BL54	0	0	0	0	0	0	0	0	1	1
BL55	1	1	1	1	0	0	0	0	0	4
BL56	0	0	0	0	0	0	1	1	0	2
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	1	1	1	3
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	0	0	1	1
BL61	1	1	1	1	0	0	0	0	0	4
BL62	0	0	0	0	0	0	0	0	0	0
BL63	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

Table - Data Pattern for IDD4R (DBI on) for BL=32

DBI ON case												
DQ[7] DQ[6] DQ[5] DQ[4] DQ[3] DQ[2] DQ[1] DQ[0] DBI												
BL0	0	0	0	0	0	0	0	0	1	1		
BL1	1	1	1	1	0	0	0	0	0	4		
BL2	0	0	0	0	0	0	0	0	0	0		
BL3	0	0	0	0	1	1	1	1	0	4		
BL4	0	0	0	0	0	0	1	1	0	2		
BL5	0	0	0	0	1	1	1	1	0	4		

^{1.} Green colored cells are DBI enabled burst.



				DBI O	N case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13 BL14	0	0	0	0	0	0	1	1	0	4
BL15	1	1	1	1	0	0	0	0	0	4
DLIJ	1	1	1	1	U	0	U	0	U	
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	0	0	3
BL31	1	1	1	1	U	0	0	U	U	4
BL32	0	0	0	0	0	0	0	0	1	1
BL33	1	1	1	1	0	0	0	0	0	4
BL34	0	0	0	0	0	0	0	0	0	0
BL35	0	0	0	0	1	1	1	1	0	4
BL36	0	0	0	0	0	0	1	1	0	2
BL37	0	0	0	0	1	1	1	1	0	4
BL38	0	0	0	0	0	0	1	1	1	3
BL39	1	1	1	1	0	0	0	0	0	4
BL40	0	0	0	0	0	0	0	0	1	1
BL41	1	1	1	1	0	0	0	0	0	4
BL42	0	0	0	0	0	0	0	0	0	0
BL43	0	0	0	0	1	1	1	1	0	4
BL44	0	0	0	0	0	0	1	1	0	2
BL45	0	0	0	0	1	1	1	1	0	4
BL46	0	0	0	0	0	0	1	1	1	3
BL47	1	1	1	1	0	0	0	0	0	4



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

				DBI O	N case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL48	0	0	0	0	0	0	0	0	1	1
BL49	1	1	1	1	0	0	0	0	0	4
BL50	0	0	0	0	0	0	0	0	0	0
BL51	0	0	0	0	1	1	1	1	0	4
BL52	0	0	0	0	0	0	1	1	1	3
BL53	1	1	1	1	0	0	0	0	0	4
BL54	0	0	0	0	0	0	1	1	0	2
BL55	0	0	0	0	1	1	1	1	0	4
BL56	0	0	0	0	0	0	0	0	0	0
BL57	0	0	0	0	1	1	1	1	0	4
BL58	0	0	0	0	0	0	0	0	1	1
BL59	1	1	1	1	0	0	0	0	0	4
BL60	0	0	0	0	0	0	1	1	0	2
BL61	0	0	0	0	1	1	1	1	0	4
BL62	0	0	0	0	0	0	1	1	1	3
BL63	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	32	32	16	

^{1.} Green colored cells are DBI enabled burst.



9.2. IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire extended temperature range. The values described below is the specification for 2ch based measurement

Table - LPDDR4 IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power	3200	3733	Units	Notes
	_	Supply				Hotes
Operating one bank active-precharge current:	IDD0 ₁	VDD1	24	.2	mA	
tCK = tCKmin; tRC = tRCmin;	IDD0 ₂	VDD2	68	.6	mA	
CKE is HIGH;						
CS is LOW between valid commands;						
CA bus inputs are switching;	IDD0 _Q	VDDQ	1.3	32	mA	3
Data bus inputs are stable;						
ODT disabled						
Idle power-down standby current:	IDD2P ₁	VDD1	1.9	95	mA	
tCK = tCKmin;	IDD2P ₂	VDD2	6.7	75	mA	
CKE is LOW;						
CS is LOW;						
All banks are idle;	IDDAD	VDDO	0	0	A	2
CA bus inputs are switching;	IDD2P _Q	VDDQ	0.	0	mA	3
Data bus inputs are stable;						
ODT disabled						
Idle power-down standby current with clock stop:	IDD2PS ₁	VDD1	1.9	95	mA	
$CK_t = LOW, CK_c = HIGH;$	IDD2PS ₂	VDD2	6.7	75	mA	
CKE is LOW;						
CS is LOW;						
All banks are idle;	100000	\/DD0		•		2
CA bus inputs are stable;	$IDD2PS_Q$	VDDQ	0.	8	mA	3
Data bus inputs are stable						
ODT disabled						
Idle non power-down standby current:	IDD2N ₁	VDD1	1.9	95	mA	
tCK = tCKmin;	IDD2N ₂	VDD2	37	.3	mA	
CKE is HIGH;						
CS is LOW;						
All banks are idle;	TDDON	1/000		12		2
CA bus inputs are switching;	$IDD2N_Q$	VDDQ	1.3	32	mA	3
Data bus inputs are stable						
ODT disabled						
Idle non power-down standby current with clock stopped:	IDD2NS ₁	VDD1	1.9	95	mA	
CK_t=LOW; CK_c=HIGH;	IDD2NS ₂	VDD2	31	.3	mA	
CKE is HIGH;	_					
CS is LOW;						
All banks are idle;	IDDANC	VDDO	1.3	22	A	3
CA bus inputs are stable;	IDD2NS _Q	VDDQ	1.3	52	mA	3
Data bus inputs are stable						
ODT disabled						
Active power-down standby current:	IDD3P ₁	VDD1	9		mA	
tCK = tCKmin;	IDD3P ₂	VDD2	9		mA	
CKE is LOW;						
CS is LOW;						
One bank is active;	TDDDD	\/DD0	_	0		2
CA bus inputs are switching;	IDD3P _Q	VDDQ	0.	8	mA	3
Data bus inputs are stable						
ODT disabled						





Parameter/Condition Active power-down standby current with clock stop:	Symbol	Power Supply	3200	3733	Units	Notes
	IDD3PS ₁	VDD1	9		mA	
CK_t=LOW, CK_c=HIGH;	IDD3PS ₂	VDD2	9		mA	
CKE is LOW;						
CS is LOW;						
One bank is active;	IDD3PS _O	VDDQ	3.0	3	mA	4
CA bus inputs are stable; Data bus inputs are stable	1553. SQ	1550				•
ODT disabled						
	IDD3N	VDD1	12	<u> </u>	т Л	
Active non-power-down standby current: tCK = tCKmin;	IDD3N ₁	VDD1	13.		mA	
CKE is HIGH;	IDD3N ₂	VDD2	38.	3	mA	
CS is LOW;						
One bank is active;						
CA bus inputs are switching;	IDD3N _Q	VDDQ	1.3	2	mA	4
Data bus inputs are stable						
ODT disabled						
Active non-power-down standby current with clock stopped:	IDD3NS ₁	VDD1	13.	2	mA	
CK_t=LOW, CK_c=HIGH;	IDD3NS ₂	VDD2	31.		mA	
CKE is HIGH;	10001102	+ + +	31.		,	
CS is LOW;						
One bank is active;	IDDANG	\/DDQ		2	4	4
CA bus inputs are stable;	IDD3NS _Q	VDDQ	1.3	2	mA	4
Data bus inputs are stable						
ODT disabled						
Operating burst READ current:	IDD4R ₁	VDD1	25	28	mA	
tCK = tCKmin;	IDD4R ₂	VDD2	386	440	mA	
CS is LOW between valid commands;						
One bank is active;						
BL = 16 or 32; RL = RL(MIN); CA bus inputs are switching;	IDD4R _O	VDDQ	181	183	mA	5
50% data change each burst transfer	ų ,		-			
ODT disabled						
Operating burst WRITE current:	IDD4W ₁	VDD1	28	30	mA	
tCK = tCKmin;	IDD4W ₂	VDD2	334	382	mA	
CS is LOW between valid commands;	1001112	1002	331	302	111/1	
One bank is active;						
BL = 16 or 32; WL = WLmin;	TDDAW	\/DD0	1 22	1 22	4	4
CA bus inputs are switching;	IDD4W _Q	VDDQ	1.32	1.32	mA	4
50% data change each burst transfer						
ODT disabled						
All-bank REFRESH Burst current:	IDD5 ₁	VDD1	93.	1	mA	
tCK = tCKmin;	IDD5 ₂	VDD2	25	3	mA	
CKE is HIGH between valid commands;						
tRC = tRFCabmin; Burst refresh;						
CA bus inputs are switching;	IDD5 _O	VDDQ	1.3	2	mA	4
Data bus inputs are stable;	۷					
ODT disabled						
All-bank REFRESH Average current:	IDD5AB ₁	VDD1	8		mA	
tCK = tCKmin;	IDD5AB ₂	VDD1 VDD2	48		mA	
CKE is HIGH between valid commands;	בטאנטטז	VDDZ	40	,	IIIA	
tRC = tREFI;						
CA bus inputs are switching;	IDD5AB _O	VDDQ	1.3	2	mA	4
i a coo inputs are switching,						•
Data bus inputs are stable; ODT disabled	Q	`				



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

Parameter/Condition	Symbol	Power Supply	3200	3733 Units	Notes
Per-bank REFRESH Average current:	IDD5PB1	VDD1	8.1	mA	
tCK = tCKmin;	IDD5PB2	VDD2	48	mA	
CKE is HIGH between valid commands; tRC = tREFI/8; CA bus inputs are switching; Data bus inputs are stable; ODT disabled	IDD5PBQ	VDDQ	1.32	mA	4
Self refresh current (85°C):	IDD61	VDD1	8.1	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	19.8	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; Maximum 1x Self-Refresh Rate; ODT disabled	IDD6Q	VDDQ	0.8	mA	4,6,7,8,10
Self refresh current (45°C):	IDD61	VDD1	1.65	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	3.69	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6Q	VDDQ	0.3	mA	4,6,7,8,10
Self refresh current (25°C):	IDD61	VDD1	0.87	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	1.4	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6Q	VDDQ	0.3	mA	4,6,7,8,10
Self refresh current (95°C):	IDD6ET ₁	VDD1	9.80	mA	6,7,8,10
CK_t=LOW, CK_c=HIGH;	IDD6ET ₂	VDD2	23.80	mA	6,7,8,10
CKE is LOW; CA bus inputs are stable; Data bus inputs are stable; ODT disabled	IDD6ET _Q	VDDQ	0.30	mA	4,6,7,8,10

- 1. Published IDD values are the maximum of the distribution of the arithmetic mean.
- 2. ODT disabled: MR11[2:0] = 000B.
- 3. IDD current specifications are tested after the device is properly initialized.
- 4. Measured currents are the summation of VDDQ and VDD2.
- 5. Guaranteed by design with output load = 5pF and RON = 40 ohm.
- 6. The 1x Self-Refresh Rate is the rate at which the LPDDR4 device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
- 7. This is the general definition that applies to full array Self Refresh.
- 8. Supplier datasheets may contain additional Self Refresh IDD values for temperature subranges within the Standard or elevated Temperature Ranges.
- 9. For all IDD measurements, VIHCKE = $0.8 \times VDD2$, VILCKE = $0.2 \times VDD2$.
- 10. IDD6 up to 85°C is guaranteed, and it is typical value of the distribution of the arithmetic mean.
- 11. IDD6ET is a typical value, is sampled only, and is not tested.



10. Electrical Characteristics and AC Timings

10.1. AC Timing Parameters

Table - Core Parameters

Parameter	Symbol	min	Data Rate	Unit		
rai ailletei	Syllibol	max	533 1066 1600 2133 2667 3200 3733 4267	Oilit	Note	
ACTIVE to ACTIVE command period	tRC	min	tRAS + tRPab (with all-bank precharge)	ns		
ACTIVE to ACTIVE command period	u.c	'''''	tRAS + tRPpb (with per-bank precharge)	113		
Minimum Self-Refresh Time (Entry to Exit)	tSR	min	max(15ns, 3nCK)	ns		
Self Refresh exit to next valid command delay	tXSR	min	max(tRFCab + 7.5ns, 2nCK)	ns		
Exit power down to next valid command	er down to next valid command tXP min max(7.5ns, 5nCK)					
ay Think (7.5hs, 5hck)						
S to CAS delay tCCD min 8					2	
CAS to CAS delay	tCCDMW	min	4 * tCCD	tCK(avg)		
Masked Write w/ECC	(CCDI*IVV	1111111	4 · tCCD	ick(avy)		
Internal Read to Precharge command delay	tRTP	min	max(7.5ns, 8nCK)	ns		
RAS to CAS Delay	tRCD	min	max(18ns, 4nCK)	ns		
Row Precharge Time (single bank)	tRPpb	min	max(18ns,4nCK)	ns		
Row Precharge Time (all banks) - 8-bank	tRPab	min	max(21ns, 4nCK)	ns		
Row Active Time	tRAS	min	max(42ns, 3nCK)	ns		
Row Active Time	IRAS	max	min(9 * tREFI * Refresh Rate, 70.2)	us	3	
Write Recovery Time	tWR	min	max{18ns, 6nCK}	ns		
Write to Read Command Delay	tWTR	min	max(10ns, 8nCK)	ns		
Active bank A to Active bank B	tRRD	min	max(10ns, 4ncK) max(7.5ns, 4ncK)	ns		
Precharge to Precharge Delay	tPPD	min	4	tCK		
Four Bank Activate Window	tFAW	min	40	ns		

Notes:

- 1. Precharge to precharge timing restriction does not apply to Auto-Precharge commands.
- 2. The value is based on BL16. For BL32 need additional 8 tCK(avg) delay.
- 3. Refresh Rate is specified by MR4 OP[2:0].

Table - Clock timings

Parameter	Symbol	min max	LPDDR4 1600	LPDDR4 2400	LPDDR4 3200	LPDDR4 3733	LPDDR4 4200	Unit	Note
Clock Timing									
Average Clock Period	tCK(avg)	min	1.25	0.833	0.625	0.536	0.467	ns	
Average clock i chou	tcit(uvg)	max	100	100	100	100	100	113	
Average high pulse width	tCH(avg)	min	0.46	0.46	0.46	0.46	tbd	tCK(avg)	
Average high paise width	(Cri(avg)	max	0.54	0.54	0.54	0.54	tbd	tcit(avg)	
Average low pulse width	tCL(avg)	min	0.46	0.46	0.46	0.46	tbd	tCK(avg)	
Average low pulse width	(CL(avg)	max	0.54	0.54	0.54	0.54	tbd	tck(avg)	
Absolute Clock Period	tCK(abs)	min	min tCK(avg)min + tJIT(per)min						
Absolute Clock I criou	ter(abs)				-			ns	
Absolute clock HIGH pulse width	tCH(abs)	min	0.43	0.43	0.43	0.43	tbd	tCK(avg)	
Absolute clock High pulse width	(Cri(abs)	max	0.57	0.57	0.57	0.57	tbd	tck(avg)	
Absolute clock LOW pulse width	tCL(abs)	min	0.43	0.43	0.43	0.43	tbd	tCK(avg)	
Absolute clock LOW pulse width	(CL(abs)	max	0.57	0.57	0.57	0.57	tbd	ick(avg)	
Clock Period Jitter	tJIT(per)	min	-70	-50	-40	-40	tbd	nc	
Clock Feriod Sitter	OTT(per)	max	70	50	40	40	tbd	ps	
Maximum Clock Jitter between two consecutive clock	+1IT/cc)	min			-	•		nc	
cycles	tJIT(cc)	max	140	100	80	80	tbd	ps	



Table - ZQ Calibration timings

Parameter	Symbol			DDR4 1066					DDR4 4267	Unit	Note
ZQ Calibration Time	tZQCAL	min	1				us				
ZQ Calibration Latch Quiet Time	tZQLAT	min		max(30ns, 8nCK)				ns			
Calibration Reset Time	tZQRESET	min			n	nax(50r	ns, 3nCl	K)		ns	

Table - DQ Tx Voltage and Timings (Read Timing parameters)

Parameter	Symbol	min max	1600/ 1867	2133/ 2400	3200	3733	4266	Unit	Note
Data Timing									
DQS_t,DQS_c to DQ Skew	tDQSQ	max			0.18			UI	1
DQ output hold time total from	+OII				1.17	-			
DQS_t, DQS_c (DBI-Disabled)	tQH	min		mı	n(tQSH, tQ	SL)		UI	1
DQ output window time total, per	tQW_total	min	0.75	0.73	0.7	0.7	0.7	UT	1,4
pin (DBI-Disabled)	tQvv_totai	1111111	0.75	0.75	0.7	0.7	0.7	01	1,4
DQ output window time deterministic, per pin (DBI-	+O/// di	min	tbd	tbd	tbd	tbd	tbd	UI	1 / 2
Disabled)	tQW_dj	1111111	tbu	tbu	tbu	tbu	tbu	01	1,4,3
DQS_t, DQS_c to DQ Skew total, per group, per ac-	IDOCO DDI				0.10		1	1.17	
cess (DBI-Enabled)	tDQSQ_DBI	max			0.18			UI	1
DQ output hold time total from DQS_t, DQS_c (DBI-	IOU DDI			: (10)	CIL DDT 10	CL DDI)		1.17	
enabled)	tQH_DBI	min		min(tQs	SH_DBI, tQ	SL_DBI)		UI	1
DQ output window time total, per pin (DBI-enabled)	tQW_total_DBI	min	0.75	0.73	0.7	0.7	0.7	UI	1,4
Read preamble	tRPRE	min	1.8					tCK(avg)	
Read postamble	tRPST	min			0.4			tCK(avg)	
Extended Read postamble	tRPSTE	min			1.4			tCK(avg)	
DQS Low-impedance time from CK_t, CK_c	tLZ(DQS)	min			CK) + tDQS			ps	
b qo zon impedance time nom orgiy orgi	(22(3/23)				(Max) x tCk			Po	
DQS High-impedance time from CK_t, CK_c	tHZ(DQS)	max		•	CK) + tDQS	` ,		ps	
	, -,				(Max) x tCl			<u> </u>	
DQ Low-impedance time from CK_t, CK_c	tLZ(DQ)	min		(RL x tCK) -				ps	
DQ High-impedance time from CK_t, CK_c	tHZ(DQ)	max	(RL	x tCK) + tD			Max)	ps	
Data Strobe Timing	, -,			+ (BL	/2 x tCK) -	Tuups			
		l min l			1.5				
DQS output access time from CK/CK#	tDQSCK	max			3.5			ns	8
DQSCK Temperature Drift	tDQSCK_temp	max			4			ps/C	9
DQSCK Volgate Drift	tDQSCK_volt	max							10
CK to DQS Rank to Rank variation	tDQSCK_rank2rank	max	x 1.0					ns	11,12
DQS Output Low Pulse Width (DBI Disabled)	tQSL	min	n tCL(abs)-0.05					tCK(avg)	4,5
DQS Output High Pulse Width (DBI Disabled)	tQSH min				tCH(abs)-0.05				
DQS Output Low Pulse Width (DBI Enabled)	tQSL_DBI	min			L(abs)-0.0			tCK(avg)	5,7
DQS Output High Pulse Width (DBI Enabled)	Pulse Width (DBI Enabled) tQSH_DBI				H(abs)-0.0	45		tCK(avg)	6,7

- 1.DQ to DQS differential jitter where the total includes the sum of deterministic and random timing terms for a specified BER. BER spec and measurement method are tbd.
- 2. The deterministic component of the total timing. Measurement method tbd.
- 3. This parameter will be characterized and guaranteed by design.
- 4.This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) 0.04.
- 5.tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge
- 6.tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge
- 7. This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs).
- 8. Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max



IMH512M32H2D2ENA LPDDR4X 16Gb (x16, 2 Channel, 1 CS)

- voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The volage supply noise must comply to the component Min-Max DC Operating conditions.
- 9. tDQSCK_temp max delay variation as a function of Temperature.
- 10. tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. tDQSCK_volt should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/ abs{V1-V2}. For tester measurement VDDQ = VDD2 is assumed.
- 11. The same voltage and temperature are applied to tDQS2CK_rank2rank.
- 12. tDQSCK_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- 13. UI=tCK(avg)min/2

Table - DQ Rx Voltage and Timing Parameters (Write Timing Parameters)

Symbol	l Parameter I	min max	1600/1867 ^{A)}	2133/2400	3200	3733	4266	Unit	Note
_	J	max	140	140	140	140	120	mV	1,2,3,5
I div w_totai	(At VdIVW voltage levels)	max	0.22	0.22	0.25	0.25	0.25	UI	1,2,4,5
VHIL_AC	DQ AC input pulse amplitude p-p	min	180	180	180	180	170	mV	7,15
TdIPW	DQ input pulse width (At Vcent_DQ)	min	0.45	0.45	0.45	0.45	0.45	UI	8
TDQS2DQ	DO to DOS offset	min	200	200	200	200	200	ps	9
		max	800	800	800	800	800	T P3	_
		max	30	30	30	30	30	ps	10
	DQ to DQS offset temperature variation	max	0.6	0.6	0.6	0.6	0.6	ps/°C	11
· ·-	• • • • • • • • • • • • • • • • • • •	max	33	33	33	33	33	ps/50mV	12
TDQS2DQ_rank2rank	DQ to DQS offset rank to rank	max	200	200	200	200	200	ps	17,18
tDQSS	Write command to 1st DQS latching transition	min max			0.75 1.25			tCK(avg)	
tDQSH	DQS input high-level width	min			0.4			tCK(avg)	
tDQSL	DQS input low-level width	min			0.4			tCK(avg)	
tDSS	DQS falling edge to CK setup time	min			0.2			tCK(avg)	
tDSH	DQS falling edge hold time from CK	min			0.2			tCK(avg)	
tWPRE	Write preamble	min			1.8			tCK(avg)	
tWPST	0.5 tCK Write postamble	min			0.4			tCK(avg)	
tWPSTE	1.5 tCK Write postamble	min			1.4			tCK(avg)	
SRIN dIVW	Input slew rate over	min	1	1	1	1	1	V/ns	13
	VdIVW_total	max	7	7	7	7	7	.,	

- 1. Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >250KHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions.
- 2. The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.
- 3. Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).
- 4. Rx differential DQ to DQS jitter total timing window at the VdIVW voltage levels.
- 5. Defined over the DQ internal Vref range. The Rx mask at the pin must be within the internal Vref DQ range irrespective of the input signal common mode.
- Deterministic component of the total Rx mask voltage or timing. Parameter will be characterized and guaranteed by design. Measurement method tbd
- 7. DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ.
- 8. DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
- 9. DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation.
- 10. DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component.
- 11. TDQS2DQ max delay variation as a function of temperature.
- 12. TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2.


- 13. Input slew rate over VdIVW Mask centered at Vcent_DQ(pin_mid).
- 14. Rx mask defined for a one pin toggling with other DQ signals in a steady state.
- 15. VIHL_AC does not have to be met when no transitions are occurring.
- 16. The same voltage and temperature are applied to tDQS2DQ_rank2rank.
- 17. tDQS2DQ_rank2rank parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.
- A. The following Rx voltage and timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min/2= 625ps for DQ=1600. For example the TdIVW_total(ps) =0.22*625ps= 137.5ps.

Table - Self-Refresh Timing Parameters

Parameter	Symbol	min max		1600	2133	2667	3200	DDR4 3733	DDR4 4267	Unit	Note
Delay from Self Refresh Entry to CKE Input Low	tescke	min	max(1.75ns,3tCK)						tCK	1	
Minimum Self-Refresh Time (Entry to Exit)	tSR	min	max(15ns, 3nCK)							tCK	1
Self refresh exit to next valid command delay	tXSR	min		max(tF	RFCab -	+ 7.5ns,	2nCK)			tCK	1,2

Note

1. Delay time has to satisfy both analog time(ns) and clock count(tCK). It means that tESCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.



2. MRR-1, CAS-2, SRX, MPC, MRW-1, and MRW-2 commands (except PASR bank/segment setting) are only allowed during this period.

Table - Command Address Input Parameters

Symbol	Parameter	min max	DO-13334)	DQ-1600/ 1867	DQ-3200	DQ-3733	DQ-4266	Unit	Note
VcIVW	Rx Mask voltage p-p	max	175	175	155	155	145	mV	1,2,4
tcIVW	Rx timing window	max	0.3	0.3	0.3	0.3	0.3	UI	1,2,3,4
VIHL_AC	CA AC input pulse amplitude pk-pk	min	210	210	190	190	180	mV	5,8
TcIPW	CA input pulse width	min	0.55	0.55	0.6	0.6	0.6	UI	6
SRIN cIVW	Input slew rate over VcIVW	min	1	1	1	1	1	V/ns	7
SICIN_CIVW	Imput siew rate over verviv	max	7	7	7	7	7	V/113	'

- 1. CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift.
- 2. Rx mask voltage VcIVW total(max) must be centered around Vcent_CA(pin mid).
- 3. Rx differential CA to CK jitter total timing window at the VcIVW voltage levels.
- 4. Defined over the CA internal Vref range. The Rx mask at the pin must be within the internal Vref CA range irrespective of the input signal common mode.
- 5. CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA.
- 6. CA only minimum input pulse width defined at the Vcent_CA(pin mid).



- 7. Input slew rate over VcIVW Mask centered at Vcent_CA(pin mid).
- 8. VIHL_AC does not have to be met when no transitions are occurring.
- 9. UI=tCK(avg)min/2
- A. The following Rx voltage and timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. The timing parameters in UI can be converted to absolute time values where tck(avg)min= 1.5ns for DQ=1333. For example the TcIVW(ps) = 0.3*1.5ns=450ps.

Table - Boot Parameters

Parameter	Symbol								3733	DDR4 4267	Unit	Note
Clock Cycle Time	tCKb	min					e 1, 2				ns	
Clock Cycle Time	COND	max				Note	e 1, 2				115	
Address & Control Input Setup Time	tISb	min				11	.50				ps	
Address & Control Input Hold Time	tIHb	min				11	150				ps	
DQS Output Data Access Time from CK/CK#	tDQSCKb	min	n 2				2					
DQS Output Data Access Time from City City	LDQJCKD	max	10					ns				
Data Strobe Edge to Output Data Edge tDQSQb	tDQSQb	max				1	.2				ns	

Notes

- 1. Min tCKb guaranteed by DRAM test is 18ns.
- 2. The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

Table - Mode Register Parameters

Parameter	Symbol		DDR4 1066					4267	Unit	Note
Additional time after tXP has expired until the MRR command may be issued	tMRRI	min			tRCD -	+ 3nCK			ns	
MODE REGISTER Write command period	tMRW	min		m	ax(10n	s, 10nC	K)		ns	
MODE REGISTER Read command period	tMRR	min			8	8			nCK	
Mode Register Write Set Command Delay	tMRD	min		m	ax(14n	s, 10nC	K)		ns	

Table - VRCG Enable/Disable Timing

Parameter	Symbol	min max				DDR4 3200		Unit	Note
VREF high current mode enable time	tVRCG_Enable	max		20	00			ns	
VREF high current mode disable time	tVRCG_Disable	max		10	00			ns	

Table - Command Bus Training Parameters

Parameter	Symbol		DDR4 533								Unit	Note
Clock and Command Valid after CKE Low	tCKELCK	min			r	nax(5n	s, 5nCK)			tCK	
Data Setup for Vref Training Mode	tDStrain	min					2				ns	
Data Hold for Vref Training Mode	tDHtrain	min	2					ns				
Asynchronous Data Read	tADR	max	20						ns			
CA Bus Training Command to CA Bus Training Command Delay	tCACD	min	RU(tADR/tCK)						tCK	2		
Valid Strobe Requirement before CKE Low	tDQSCKE	min				1	.0				ns	1
First CA Bus Training Command Following CKE Low	tCAENT	min				2!	50				ns	
Vref Step Time – multiple steps	tVrefCA_long	max	250					ns				
Vref Step Time – one step	tVrefCA_short	max							ns			
Valid Clock Requirement before CS High	tCKPRECS	min							-			
Valid Clock Requirement after CS High	tCKPSTCS	min	max (7.5ns, 5nCK)						-			

Parameter	Symbol	min max	DDR4 DI 533 10	DR4 DDR4 066 1600					Unit	Note
Minimum delay from CS to DQS toggle in command bus training	tCS_vrer	min				2			tCK	
Minimum delay from CKE High to Strobe High Impedance	tCKEHDQS	min			1	10			ns	
Clock and Command valid before CKE HIGH	tCKCKEH	min		ı	max(1.7	5ns,3nC	CK)		tCK	
CA Bus Training CKE High to DQ Tri-state	tMRZ	min			1	.5			ns	
ODT turn-on latency from CKE	tCKELODTon	min			2	20			ns	
ODT turn-off latency from CKE	tCKELODToff	min			2	20			ns	

- 1. DQS_t has to retain a low level during tDQSCKE period, as well as DQS_c has to retain a high level.
- 2. If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.

			_									
Parameter	Symbol	min max			DDR4 1600					DDR4 4267	Unit	Note
DQS_t/DQS_c delay after write leveling mode is programmed	tWLDQSEN	min				2	.0				tCK	
Write preamble for Write Leveling	tWLWPRE	min				2	.0				tCK	
First DQS_t/DQS_c edge after write leveling mode is programmed	tWLMRD	min				4	10				tCK	
Write leveling output delay	tWLO	min max				2	0.0				ns	
Valid Clock Requirement before DQS Toggle	tCKPRDQS	min			rr	nax(7.5r	ns, 4nCl	K)				
Valid Clock Requirement after DQS Toggle	tCKPSTDQS	min			rr	nax(7.5r	าร, 4nCl	K)				
Write leveling hold time	tWLH	min	150	150	150	100	100	75	75	50	ps	1,2
Write leveling setup time	tWLS	min	150	150	150	100	100	75	75	50	ps	1,2
Write leveling invalid window	tWLIVW	min	240	240	240	160	160	120	120	90	ps	1,2

Table - Write Leveling Parameters

Notes:

- In addition to the traditional setup and hold time specifications above, there is value in a invalid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.
- tWLIVW_Total is defined in a similar manner to tdIVW_Total, except that here it is a DQS invalid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling invalid window.

The DQS input mask for timing with respect to CK is shown in the following figure. The "total" mask (TdiVW_total) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.

Figure - DQS_t/DQS_c and CK_t/CK_c at DRAM Latch

Internal Composite DQS Eye Center aligned to CK






Table - Read Preamble Training Timings

Parameter	Symbol				DDR4 2133			DDR4 4267	Unit	Note
Delay from MRW command to DQS Driven out	tSDO	max		n	nax(12n	CK,20n	s)		tCK	1

Table - MPC [Write FIFO] AC Timing

Parameter	Symbol	min max			DDR4 2667		Unit	Note
Additional time after tXP has expired until MPC	tMPCWR	min		+DCD	+ 3nCK			
[Write FIFO] command may be issued	UMPCWK	min		IKCD -	T SHCK			

Table - DQS Interval Oscillator AC Timing

Parameter	Symbol	min max	Value	Unit	Note
Delay time from OSC stop to Mode Register Readout	tOSCO	min	max(40ns,8nCK)	ns	

Table - Frequency Set Point Timing

Parameter	Symbol		DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR4 DDR 533 1066 1600 2133 2667 3200 3733 426		Note
	tFC_Short	min	200	ns	1
Frequency Set Point Switching Time	tFC_Middle	min	200	ns	1
	tFC_Long	min	250	ns	1
Valid Clock Requirement after entering FSP change	tCKFSPE	min	max(7.5ns, 4nCK)		
Valid Clock Requirement before 1st valid command	tCKFSPX	min	may(7 Enc. AnCV)		
after FSP change	ICKI'SPX	1111111	max(7.5ns, 4nCK)		

Notes:

1. Frequency Set Point Switching Time depends on value of Vref(ca) setting: MR12 OP[5:0] and Vref(ca) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in Table "tFC value maping".

Additionally change of Frequency Set Point may affect Vref(dq) setting. Setting time of Vref(dq) level is same as Vref(ca) level.

Table - CA ODT setting timing

Parameter	Symbol	Min/Max	LPDDR4-1600/1866/2133/2400/3200/4266	Units	Note
ODT CA Value Update Time	tODTUP	Min	RU(tbd ns/tCK(avg))		

Table - Power Down Timing

Parameter	Symbol	min max	DDR4 533							Unit	Note
CKE minimum pulse width	tCKE	min		•	N	1ax(7.5	nc 4nCl	()		_	
(HIGH and LOW pulse width)	ICKL	'''''				iax(7.5	ווס,דווכו	()		_	
Delay from valid command to CKE input LOW	tCMDCKE	min			M	ax(1.75	ns,3nC	K)		ns	1
Valid Clock Requirement after CKE Input low	tCKELCK	min				Max(5n	s,5nCK)		ns	1
Valid CS Requirement before CKE Input Low	tCSCKE	min				1.	75			ns	
Valid CS Requirement after CKE Input low	tCKELCS	min			N	Max(5ns	s, 5nCK	.)		ns	
Valid Clock Requirement before CKE Input High	tCKCKEH	min			Ma	ax(1.75	ns, 3nC	CK)		ns	1
Exit power- down to next valid command delay	tXP	min			М	lax(7.5r	ns, 5nC	K)		ns	1

Parameter	Symbol								DDR4 3733	DDR4 4267	Unit	Note
Valid CS Requirement before CKE Input High	tCSCKEH	min				1.	75				ns	
Valid CS Requirement after CKE Input High	tCKEHCS	min			M	1ax(7.5ı	าร, 5nC	K)			ns	
Valid Clock and CS Requirement after CKE Input low	tMRWCKEL min Max(14ns, 10nCK)					ns	1					
after MRW Command	UMRWCKLL	1111111	riax(17115, 1011CK)						115	1		
Valid Clock and CS Requirement after CKE Input low	+70CVE	min			M	ov/1 7E	nc 2nC	N)			no	1
after ZQ Calibration Start Command	tZQCKE	min			IYI	ax(1.75	115, 3110	N)			ns	1

Delay time has to satisfy both analog time(ns) and clock count(nCK).
 For example, tCMDCKE will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired.
 The case which 3nCK is applied to is shown below.

Figure - tCMDCKE Timing




Table - PPR Timing Parameters

	_				
Parameter	Symbol	LPC	DR4	Unit	Notes
	Symbol	Min	Max	Oilit	Notes
PPR Programming Time	tPGM	1000	-	ms	
PPR Exit Time	tPGM_Exit	15	-	ns	
New Address Setting Time	tPGMPST	50	-	us	

Table - Temperature Derating for AC timing

Parameter	Symbol		DDR4 1066				DDR4 4267	Unit	Note
DQS Output access time from CK_t/CK_c (derated)	tDQSCKd	max		36	00			ps	1
RAS-to-CAS delay (derated)	tRCDd	min		tRCD -	- 1.875			ns	1
Activate-to-Activate command period (derated)	tRCd	min		tRC +	- 3.75			ns	1
Row active time (derated)	tRASd	min		tras -	- 1.875			ns	1
Row precharge time (derated)	tRPd	min		tRP +	1.875			ns	1
Active bank A to Active bank B (derated)	tRRDd	min		trrd -	1.875			ns	1

Notes:

1. Timing derating applies for operation at 85°C to 105°C



10.2. CA Rx voltage and timing

The command and address(CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.


Figure - CA Receiver(Rx) mask

TclVW_total

Rx Mask

Vcent_CA(pin mid)

Figure - Across pin Vref CA voltage variation




Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA pin Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in the above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the



system to account for Ron and ODT settings.

Figure - CA Timing at the DRAM pins CK_t, CK_c Data-in at DRAM Pin Minimum CA Eye center aligned



TcIVW for all CA signals is defined as centered on the CK t/CK c crossing at the DRAM pin.

All of the timing terms in figure 150 are measured from the CK_t/CK_c to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent_CA(pin mid).




Figure - CA TcIPW and SRIN_cIVW definition (for each input pulse)

Note


1. SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

Notes

1. SRIN_cIVW=VcIVW/(tr or tf), signal must be monotonic within tr and tf range.



Figure - CA VIHIL_AC definition (for each input pulse)





10.3. DRAM Data Timing

Figure - Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group





Figure - Read data timing tQW valid window defined per DQ signal





10.4. DQ Rx Voltage and Timing Definition

The DQ input receiver mask for voltage and timing is shown in figure below, is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than TBD. The mask is a receiver property and it is not the valid data-eye.

Figure - DQ Receiver(Rx) mask


TdlVW_total

Rx Mask

VdlVW

Total


Figure - Across pin Vref DQ voltage variation



Vcent_DQ(pin_mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in the above figure. This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level VREF will be set by the system to account for Ron and ODT settings.



Figure - DQ to DQS (tDQS2DQ and tDQDQ) Timings at the DRAM pins referenced from the internal latch




- 2. DQz represents the max tDQS2DQ in this example
- 3. DQy represents the min tDQS2DQ in this example

All of the timing terms in DQ to DQS t are measured from the DQS_t/DQS_c to the center(midpoint) of the TdIVW window taken at the VdIVW total voltage levels centered around Vcent DQ(pin mid). In the above figure the timings at the pins are referenced with respect to all DQ signals center aligned to the DRAM internal latch. The data to data offset is defined as the difference between the min and max tDQS2DQ for a given component.



Figure - DQ TdIPW and SRIN_dIVW definition (for each input pulse)




Note

Notes:

1. SRIN_dIVW-VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.

Figure - DQ VIHL_AC definition (for each input pulse)



^{1.} SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.



10.5. Single Ended (SE) Parameters

Table - Delta CK and DQS Specification

Item	min/ max	Up to 1600Mbps Single ended CK/DQS	Unit	Note
Vref for single ended CK	-	Vref(CA)	-	1,3
Vref for single ended DQS	-	Vref(DQ)	-	2,4
VinDiff_CK (referenced to VrefCA)	min	210	mW	3
tCIVW	min	0.35	UI	3
VinDiff_DQS (referenced to VrefDQ)	min	210	mW	4
SRIN_DQS	min/	1/7	V/ns	4
	max	1,,	V/113	'
tDIVW	min	0.35	UI	4
tQSH	min	tCH-0.10	tCK(avg)	3,5
tQSL	min	tCL-0.10	tCK(avg)	3,5
tQW	min	0.65	UI	
tWLS	min	250	ps	6
tWLH	min	250	ps	6
tDSS	min	0.3	tCK(avg)	6
tDSH	min	0.3	tCK(avg)	6

- 1. VrefCA must be set in following OPcode.
 - MR12 OP[6]=0, MR12 OP[5:0]=TBD through 110011
 - MR12 OP[6]=1, MR12 OP[5:0]=TBD through 110011
- 2. VrefDQmust be set in following OPcode.
 - MR12 OP[6]=0, MR12 OP[5:0]=TBD through 110011
 - MR12 OP[6]=1, MR12 OP[5:0]=TBD through 110011
- 3. This spec is applied when MR51 OP[3]=1B (single ended CK enabled)
- 4. This spec is applied when MR51 OP[2]=1B (single ended Write DQS enabled)
- 5. This spec is applied when MR51 OP[1]=1B (single ended Read DQS enabled)
- 6. This spec is applied when MR51 OP[3]=1B and MR51 OP[2]=0B or MR51 OP[3]=0B and MR51 OP[2]=1B