





<p><b>40V N-Channel MOSFET</b></p> <p><b>PRODUCT SUMMARY</b></p> <p><math>V_{DS}</math> 40V  <math>I_D</math> (at <math>V_{GS}=10V</math>) 40A  <math>R_{DS(ON)}</math> (at <math>V_{GS}=10V</math>) &lt; 5.5m<math>\Omega</math>  <math>R_{DS(ON)}</math> (at <math>V_{GS} = 4.5V</math>) &lt; 7m<math>\Omega</math></p> <p>100% UIS Tested          100% <math>R_g</math> Tested</p> <ul style="list-style-type: none"> <li>• Trench Power MOS Technology</li> <li>• Low <math>R_{DS(ON)}</math></li> <li>• Low Gate Charge</li> <li>• High Current Capability</li> <li>• RoHS and Halogen-Free Compliant</li> </ul> <p><b>Applications</b></p> <ul style="list-style-type: none"> <li>• DC/DC Converters in Computing</li> <li>• Isolated DC/DC Converters in Telecom and Industrial</li> </ul>	<p><b>PDFN5X6-8L</b></p> <div style="display: flex; justify-content: space-around;"> <div style="text-align: center;"> <p>Top View</p>  <p>PIN1</p> </div> <div style="text-align: center;"> <p>Bottom View</p>  <p>Pin 1</p> </div> </div> <div style="display: flex; justify-content: space-around; margin-top: 20px;"> <div style="text-align: center;"> <p>Top View</p>  <p>D D D D 7240 TFCYWP S S S G</p> </div> <div style="text-align: center;"> <p>Equivalent Circuit</p>  </div> </div> <p>Y :year code W :week code</p>
--	---

Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted				
Parameter		Symbol	Maximum	Units
Drain-Source Voltage		$V_{DS}$	40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	V
Continuous Drain Current <sup>G</sup>	$T_C=25^\circ\text{C}$	$I_D$	40	A
		$I_{DM}$	144	
Continuous Drain Current	$T_A=25^\circ\text{C}$	$I_{DSM}$	19	A
Avalanche Current <sup>C</sup>		$I_{AS}, I_{AR}$	40	A
Avalanche energy $L=0.1\text{mH}$ <sup>C</sup>		$E_{AS}, E_{AR}$	80	mJ
Power Dissipation <sup>B</sup>	$T_C=25^\circ\text{C}$	$P_D$	36.7	W
Power Dissipation <sup>A</sup>	$T_A=25^\circ\text{C}$	$P_{DSM}$	3.1	W
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 to 150	$^\circ\text{C}$

Thermal Characteristics					
Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$t \leq 10\text{s}$	$R_{\theta JA}$	30	40	$^\circ\text{C/W}$
	Steady-State		60	75	
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	2.8	3.4	$^\circ\text{C/W}$



**SHENZHEN TUOFENG SEMICONDUCTOR TECHNOLOGY CO.,LTD**  
**N-Channel Enhancement Mode Power MOSFET**

**7240**

Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=250\mu\text{A}, V_{GS}=0\text{V}$	40			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.4	1.9	2.4	V
$I_{D(ON)}$	On state drain current	$V_{GS}=10\text{V}, V_{DS}=5\text{V}$	144			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=10\text{V}, I_D=20\text{A}$		4.2	5.5	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}, I_D=15\text{A}$		5.6	7	$\text{m}\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=5\text{V}, I_D=20\text{A}$		67		S
$V_{SD}$	Diode Forward Voltage	$I_S=1\text{A}, V_{GS}=0\text{V}$		0.7	1	V
$I_S$	Maximum Body-Diode Continuous Current <sup>G</sup>				40	A
<b>DYNAMIC PARAMETERS</b>						
$C_{iss}$	Input Capacitance	$V_{GS}=0\text{V}, V_{DS}=20\text{V}, f=1\text{MHz}$	1460	1830	2200	pF
$C_{oss}$	Output Capacitance		365	521	680	pF
$C_{rss}$	Reverse Transfer Capacitance		20	43	73	pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}, V_{DS}=0\text{V}, f=1\text{MHz}$	0.4	0.8	1.2	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, I_D=20\text{A}$	22	27.8	35	nC
$Q_g(4.5\text{V})$	Total Gate Charge		10	12.8	15	nC
$Q_{gs}$	Gate Source Charge		3	3.9	5	nC
$Q_{gd}$	Gate Drain Charge		2	6	10	nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=10\text{V}, V_{DS}=20\text{V}, R_L=1\Omega,$ $R_{GEN}=3\Omega$		7.2		ns
$t_r$	Turn-On Rise Time			3		ns
$t_{D(off)}$	Turn-Off DelayTime			23		ns
$t_f$	Turn-Off Fall Time			3.5		ns
$t_{rr}$	Body Diode Reverse Recovery Time	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	11	16.5	21	ns
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=20\text{A}, dI/dt=500\text{A}/\mu\text{s}$	28	40	52	nC

- A. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{DSM}$  is based on  $R_{\theta JA} t \leq 10\text{s}$  value and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design, and the maximum temperature of  $150^\circ\text{C}$  may be used if the PCB allows it.
- B. The power dissipation  $P_D$  is based on  $T_{J(MAX)}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.
- C. Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^\circ\text{C}$ . Ratings are based on low frequency and duty cycles to keep initial  $T_J=25^\circ\text{C}$ .
- D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu\text{s}$  pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating g.
- G. The maximum current rating is package limited.
- H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms




PDFNWB5x6-8L Package Outline Dimensions



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254REF.		0.010REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270TYP.		0.050TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
θ	10°	12°	10°	12°

PDFNWB5x6-8L Suggested Pad Layout



Note:  
1. Controlling dimension: in millimeters.  
2. General tolerance:  $\pm 0.05$ mm.  
3. The pad layout is for reference purposes only.