

#### **Features**

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half-bridge configuration
- Output drivers capable of 4.5A/4.5A typ sink/source
- Logic input (HIN and LIN) 3.3V capability
- Schmitt triggered logic inputs with internal pulldown
- Undervoltage lockout for high and low-side drivers
- Extended temperature range: -40°C to +125°C

#### **Description**

The TF2190 is a high voltage, high speed gate driver capable of driving N-channel MOSFET's and IGBTs in a half-bridge configuration. TF Semi's high voltage process enables the TF2190's high side to switch to 600V in a bootstrap operation under high dV/dt conditions.

The TF2190 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction.

The TF2190 is offered in space saving 8-pin SOIC and the TF21904 in the 14-pin SOIC and operates over an extended  $-40^{\circ}$ C to  $+125^{\circ}$ C temperature range.





## **Applications**


- Motor Controls
- DC-DC Converters
- AC-DC Inverters
- Class D Power Amplifiers

# **Ordering Information**

Year Year V	Veek V	Veek
-------------	--------	------


PART NUMBER	PACKAGE	PACK / Qty	MARK
TF2190-TAH	SOIC-8(N)	T&R / 2500	TF2190 Lot ID
TF21904-TUH	SOIC-14(N)	T&R / 2500	TF21904 Lot ID

## **Typical Application**




www.tfsemi.com Rev 1.2





**Top View:** SOIC-8(N), TF2190




**Top View:** SOIC-14(N), TF21904


# **Pin Descriptions**

PIN NAME	PIN DESCRIPTION
HIN	Logic input for high-side gate driver output, in phase with HO
LIN	Logic input for low-side gate driver output, in phase with LO
СОМ	Low-side and logic return
LO	Low-side gate drive output
V <sub>cc</sub>	Low-side and logic fixed supply
V <sub>s</sub>	High-side floating supply return
НО	High-side gate driver output
V <sub>B</sub>	High-side floating supply
V <sub>ss</sub>	Logic Ground (TF21904 only)



# High-Side and Low-Side Gate Driver Functional Block Diagrams







#### **Absolute Maximum Ratings (NOTE1)**

$V_B$ - High side floating supply voltage0.3V to +624V $V_S$ - High side floating supply offset voltage $V_B$ -24V to $V_B$ +0.3V $V_{SS}$ -Logic Supply offset voltage $V_{CC}$ -24V to $V_{CC}$ +0.3V $V_{HO}$ - High side floating output voltage $V_S$ -0.3V to $V_B$ +0.3V $dV_S$ / $dt$ - Offset supply voltage transient50 V/ns
$V_{\text{CC}}$ - Low side and logic fixed supply voltage0.3V to +24V $V_{\text{LO}}$ - Low side output voltage0.3V to $V_{\text{CC}}$ +0.3V $V_{\text{IN}}$ - Logic input voltage (HIN and LIN)0.3V to $V_{\text{CC}}$ +0.3V

**NOTE1** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

$P_D$ - Package power dissipation at $T_A \le 25$ °C	
SOIC-8	
SOIC-14	0.862W
SOIC-8 Thermal Resistance (NOTE2)	
$\theta_{JC}$	45 °C/W
$\theta_{JA}$	200 °C/W
SOIC-14 Thermal Resistance (NOTE2)	
$\theta_{ exttt{JA}}$	145 °C/W
T <sub>J</sub> - Junction operating temperature	
T <sub>L</sub> - Lead temperature (soldering, 10s)	+300 °C
T <sub>stg</sub> - Storage temperature range	55 °C to +150 °C

**NOTE2** When mounted on a standard JEDEC 2-layer FR-4 board.

# **Recommended Operating Conditions**

Symbol	Parameter	MIN	MAX	Unit
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>s</sub> + 10	V <sub>s</sub> + 20	
V <sub>s</sub>	High side floating supply offset voltage	NOTE3	600	
V <sub>ss</sub>	Logic ground (TF21904 only)	-5	5	
V <sub>HO</sub>	High side floating output voltage	V <sub>s</sub>	V <sub>B</sub>	V
V <sub>CC</sub>	Low side fixed supply voltage	10	20	
V <sub>LO</sub>	Low side output voltage	0	V <sub>cc</sub>	
V <sub>IN</sub>	Logic input voltage (HIN and LIN)	0	5	
T <sub>A</sub>	Ambient temperature	-40	125	°C

**NOTE3** Logic operational for VS of -5V to +600V. Logic state held for VS of -5V to -VBS



#### **DC Electrical Characteristics** (NOTE4)

 $\rm V_{BIAS} \, (V_{CC}, V_{BS} \,) = 15V, T_A = 25 \, ^{\circ} C$  , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	ТҮР	MAX	Unit
V <sub>IH</sub>	Logic "1" input voltage	V <sub>cc</sub> = 10V to 20V	2.5			
V <sub>IL</sub>	Logic "0" input voltage	NOTE 5			0.8	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	$I_0 = 0mA$			0.1	V
V <sub>OL</sub>	Low level output voltage, V <sub>o</sub>	$I_0 = 0mA$			0.035	V
I <sub>LK</sub>	Offset supply leakage current	VB = VS = 600V			50	
I <sub>BSQ</sub>	Quiescent V <sub>BS</sub> supply current	V <sub>IN</sub> = 0V or 5V		45	80	
I <sub>ccq</sub>	Quiescent V <sub>CC</sub> supply current	V <sub>IN</sub> = 0V or 5V		75	200	μΑ
I <sub>IN+</sub>	Logic "1" input bias current	$V_{IN} = 5V$		25	50	
I <sub>IN-</sub>	Logic "0" input bias current	$V_{IN} = 0V$		1.0	2.0	
$V_{\rm BSUV+}$	V <sub>BS</sub> supply under-voltage positive going threshold		7.6	8.4	9.8	
$V_{BSUV}$	V <sub>BS</sub> supply under-voltage negative going threshold		6.9	7.8	9.0	
$V_{\text{CCUV+}}$	V <sub>cc</sub> supply under-voltage positive going threshold		7.6	8.4	9.8	V
$V_{BSUV}$	V <sub>cc</sub> supply under-voltage negative going threshold		6.9	7.8	9.0	
V <sub>CCUVH</sub>	V 1V 1 1 1 1 1 1 1			0.5		
V <sub>BSUVH</sub>	V <sub>CC</sub> and V <sub>BS</sub> under-voltage hysteresis			0.6		
I <sub>O+</sub>	Output high short circuit pulsed current	$V_0 = 0V$ , PW $\leq 10$ ms	3.5	4.5		
I <sub>0-</sub>	Output low short circuit pulsed current	V <sub>o</sub> = 15V, PW ≤ 10 ms	3.5	4.5		Α

**NOTE4** The  $V_{INV}$   $V_{THV}$  and  $I_{INV}$  parameters are applicable to the two logic input pins: HIN and LIN. The  $V_0$  and  $I_0$  parameters are applicable to the respective output pins: HO and LO **NOTE 5** For optimal operation, it is recommended that the input pulse (to HIN and LIN) should have an amplitude of 2.5V minimum with a pulse width of 280ns minimum.




#### **AC Electrical Characteristics**

 $\rm V_{BIAS}(V_{CC},V_{BS})$  = 15V,  $\rm C_L$  = 1000pF, and  $\rm T_A$  = 25  $^{\circ}\rm C$  , unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t <sub>on</sub>	Turn-on propogation delay	$V_s = 0V$		140	200	
t <sub>off</sub>	Turn-off propogation delay	$V_s = 0V$		140	200	
t <sub>DM</sub>	Delay matching, HS & LS turn on/off			0	50	ns
t <sub>r</sub>	Turn-on rise time			25	50	
t <sub>f</sub>	Turn-off fall time	$V_s = 0V$		20	45	

# **Timing Waveforms**






Figure 1. Input / Output Timing Diagram

Figure 2. Delay Matching Waveform Definitions




Figure 3. Switching Time Waveform Definitions




Figure 4. Turn-on Propagation Delay vs. Supply Voltage




Figure 6. Turn-off Propagation Delay vs. Supply Voltage




Figure 8. Rise Time vs. Supply Voltage




Figure 5. Turn-on Propagation Delay vs. Temperature




Figure 7. Turn-off Propagation Delay vs. Temperature




Figure 9. Rise Time vs. Temperature

July 2019




Figure 10. Fall Time vs. Supply Voltage




Figure 14. Delay Matching vs. Supply Voltage




Figure 16. Output Source Current vs. Supply Voltage




Figure 11. Fall Time vs. Temperature




Figure 15. Delay Matching vs. Temperature




Figure 17. Output Source Current vs. Temperature

July 2019

#### 10.0 9.0 8.0 IO- High Side Output Sink Current (A) 7.0 IO- Low Side 6.0 4.0 3.0 2.0 1.0 10 12 16 20 Supply Voltage (V)

Figure 18. Output Sink Current vs. Supply Voltage




Figure 20. Quiescent Current vs. Supply Voltage




Figure 22. Logic 1 Input Voltage vs. Supply Voltage

#### High-Side and Low-Side Gate Driver




Figure 19. Output Sink Current vs. Temperature




Figure 21. Quiescent Current vs. Temperature




Figure 23. Logic 1 Input Voltage vs. Temperature




Figure 24. Logic 0 Input Voltage vs. Supply Voltage






Figure 26. V<sub>CC</sub> UVLO vs. Temperature



**Figure 28.** Offset Supply Leakage Current Temperature, VB=VS= 600V



**Figure 25.** Logic 0 Input Voltage vs. Temperature




Figure 27. V<sub>BS</sub> UVLO vs. Temperature

## **Operation**

#### High-Side and Low-Side Gate Driver

#### **Halfbridge Configuration**

A common configuration used for the TF2190 is a half-bridge (see fig. 29). In a half-bridge configuration the source of the high-side MOSFET ( $Q_H$ ) and the drain of the low-side MOSFET ( $Q_L$ ) are connected. That line ( $V_S$ ) is both the return for the high side in the gate driver IC as well as the output of the half-bridge. When  $Q_H$  is on and  $Q_L$  is off,  $V_S$  swings to high voltage, and when  $Q_H$  is off and  $Q_L$  is on,  $V_S$  swings to GND. Hence the output switches from GND to high voltage at the frequency of HIN and LIN, this line drives a transformer for a power supply, or a coil on a motor.

In this half-bridge configuration, high voltage DC is input to the MOSFETs, and converted to a high voltage switching signal to output to load (fig 29). The MOSFETs operate in saturation mode and an important function of the gate driver is to turn on the MOSFET quickly to minimize switching losses from the linear region of the MOSFET (turn on and turn off); the TF2190 has a typical rise/fall time of 25ns/20ns into a 1nF load.

Another important function of the gate driver IC in the half-bridge configuration is to convert the logic signals of control (TF2190 operates at logic 3V), to a voltage level and current capacity to drive the gate of the MOSFET and IGBT; this requires driving large currents initially to turn on/turn off the MOSFET quickly. Also the floating well of the high-side allows high voltage operation in the bootstrap operation.




Figure 29. TF2190 in a half-bridge configuration

#### **Bootstrap Operation**

The supply for the TF2190 High Side is provided by the bootstrap capacitor  $C_B$  (see fig 30). In the half-bridge configuration,  $V_S$  swings from 0V to  $V_{HV}$  depending on the PWM input of the IC. When  $V_S$  is 0V,  $V_{BS}$  will go below  $V_{CC}$  and  $V_{CC}$  will charge  $C_B$ . When HO goes high,  $V_S$  swings to  $V_{HV}$ , and  $V_{BS}$  remains at  $V_{CC}$  minus a diode drop  $(D_B)$  due to the voltage on  $C_B$ . This is the supply for the high side gate driver and allows the gate driver to function with the floating well  $(V_S)$  at the high voltage.

When considering the **value of the bootstrap capacitor**  $\mathbf{C}_{B}$ , it is important that it is sized to provide enough energy to quickly drive the gate of  $Q_{H}$ . Values of  $1\mu F$  to  $10\mu F$  are recommended, exact value depending on gate capacitance, and the noise in application. It is key to use a low ESR capacitor that is close to the device. This will best quickly supply charge to the gate of the MOSFET.




Figure 30. TF2190 high side in bootstrap operation



For a more detailed description on Gate Resistor Selection and Bootstrap Capacitor Selectrion, see the TF Semiconductor's High Voltage Gate Driver Application Note (AN1347).

#### **Gate Drive Control**

The most crucial time in the gate drive is the turn on and turn off of the MOSFET, and performing this function quickly, but with minimal noise and ringing is key. Too fast a rise/fall time can cause unnecessary ringing, and too slow a rise/fall time will increase switching losses in the MOSFET.

An example of just the high side gate driver is shown in figure 31 (any selection of gate driver components should be the same for high side and low side drive); two extra components are seen,  $R_{\rm DH}$  and  $D_{\rm H}$ . With the careful selection of  $R_{\rm GH}$  and  $R_{\rm DH}$ , it is possible to selectively control the rise time and fall time of the gate drive. For turn on, all current will go from the IC through  $R_{\rm GH}$  and charge the MOSFET gate capacitor, hence increasing or decreasing  $R_{\rm GH}$  will increase or decrease rise time in the application. With the addition of  $D_{\rm H}$ , the fall time can be separately controlled as the turn off current flows from the MOSFET gate capacitor, through  $D_{\rm H}$  and  $R_{\rm DH}$  to the driver in the IC to VS. So increasing or decreasing  $R_{\rm DH}$  will increase or decrease the fall time.

Increasing turn on and turn off has the effect of limiting ringing and noise due to parasitic inductances, hence with a noisy environment, it may be necessary to increase the gate resistors. For **gate resistor value selection** the exact value depends on the type of application, level of noise and ringing expected, and EMI requirements. Generally, power supplies switch at a fast speed, and want to squeeze out efficiency of the MOSFETs, so lower values are recommended, for example RGH =  $5\Omega$  -  $20\Omega$ . For motors, the switching speed is generally slower, and the application has more inherent noise, so higher values are recommended, for example RGH =  $20\Omega$  -  $100\Omega$ .




Figure 31. Gate Drive Control



## **Application Information**

#### **Layout Considerations**

Layout plays a considerable role in noise and ringing in a circuit; unwanted noise coupling, unpredicted glitches and abnormal operation could arise due to poor layout of the associated components. Figure 31 shows a halfbridge schematic with parasitic inductances in the high current path  $(L_{p_1}, L_{p_2}, L_{p_3}, L_{p_4})$  which would be caused by inductance in the metal of the trace. Considering fig. 32, the length of the tracks in red should be minimized, and the bootstrap capacitor  $(C_p)$  and the decoupling capacitor  $(C_p)$  should be placed as close to the IC as possible. Low ESR ceramic capacitors should be used to minimize inductance. And finally the gate resistors  $(R_{GH}$  and  $R_{GL})$  and the sense resistor  $(R_s)$  should be surface mount devices. These suggestions will reduce the parasitics due to the PCB traces.

Generally, for the **decoupling capacitor** ( $C_D$ ), at least one low ESR capacitor is recommended close to the VCC pin. Recommended values are  $1\mu F$  to  $10\mu F$ . A second smaller decoupling capacitor in parallel is sometimes added to provide better high frequency response (for example  $0.1\mu F$ ).




Figure 32. Layout Suggestions for TF2190 in a halfbridge

# **Application Example**




Figure 33. Three Phase Motor Driver using the TF2190





Figure 34. The TF2190 full bridge configuration for 1kW - 3kW power supply

# **Package Dimensions (SOIC-8 N)**

Please contact support@tfsemi.com for package availability.



NOTES: UNLESS OTHERWISE SPECIFIED

1. REFERENCE JEDEC REGISTRATION MS-012, VARIATION AA.


CONTROLLING DIMENSION IS MILLIMETER
VALUES IN [ ] ARE INCHES
DIMENSIONS IN [ ] FOR REFERENCE ONLY



# **Package Dimensions (SOIC-14)**


High-Side and Low-Side Gate Driver

Please contact support@tfsemi.com for package availability.





ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED NOTES:

- 1. "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE.
- 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! (@ SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. ( REFER TO TABLE FOR OPTION ).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E



		١,	/ADIAT	<b>~</b>		MGP	MOLD	
	N	D VARIATION		STAN	IDARD	MAT	RIX	
	IN	MIN	NOM	мах	PIN 1 I.D.	EJECT PIN	PIN 1 I.D.	EJECT PIN
	08	0.189	0.193	0.196	N	/A	YES	YES
	14	0.337	0.339	0.344	YES	NO	YES	YES
◬	16	0.386	0.390	0.393	Z	/A	YES	YES





July 2019



## **Revision History**

Rev.	Change	Owner	Date
1.0	First release, final datasheet	Keith Spaulding	5/20/2016
1.1	Text edit	Keith Spaulding	11/24/2017
1.2	Add Note 5	Duke Walton	7/30/2019

#### **Important Notice**

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2019 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com