

#### **Features**

- Floating high-side driver in bootstrap operation to 600V
- Drives two N-channel MOSFETs or IGBTs in a half bridge configuration
- Outputs tolerant to negative transients
- Programmable dead time to protect MOSFETs
- Wide logic and low side gate driver supply voltage: 10V to 20V
- Wide logic supply voltage offset voltage: -5V to 5V
- Logic input (HIN and LIN\*) 3.3V capability
- Schmitt triggered logic inputs with internal pull down
- Undervoltage lockout for high and low side drivers
- Extended temperature range:-40°C to +125°C

# **Description**

The TF21084 is a high voltage, high speed gate driver capable of driving N-channel MOSFETs and IGBTs in a half bridge configuration. TF Semiconductor's high voltage process enables the TF21084's high side to switch to 600V in a bootstrap operation.

The TF21084 logic inputs are compatible with standard TTL and CMOS levels (down to 3.3V) to interface easily with controlling devices. The driver outputs feature high pulse current buffers designed for minimum driver cross conduction. Programmable dead time, by an external resistor, provides more system level flexibility.

The TF21084 is offered in PDIP-14 and SOIC-14(N) packages. It operates over an extended -40  $^{\circ}$ C to +125  $^{\circ}$ C temperature range.





# **Applications**


- DC-DC Converters
- AC-DC Inverters
- Motor Controls
- Class D Power Amplifiers

# **Ordering Information**


Year Year Week Week

<b>PART NUMBER</b>	PACKAGE	PACK / Qty	MARK	
TF21084-TUU	COIC 14(NI)	Tube / 50	TF YYWW TF21084	
TF21084-TUH	SOIC-14(N)	T&R / 2500	Lot ID	
TF21084-3BS	PDIP-14	Tube / 25	TF21084 Lot ID	

# **Typical Application**








Top View: SOIC-14, PDIP-14

#### TF21084

# **Pin Descriptions**

PIN NAME	PIN DESCRIPTION
HIN	Logic input for high-side gate driver output, in phase with HO (referenced to VSS).
LIN*	Logic input for low side gate driver output, out of phase with LO (referenced to VSS)
VSS	Logic ground
DT	Programmable deadtime lead, referenced to VSS.
COM	Low-side return
LO	Low-side gate drive output
V <sub>cc</sub>	Low-side and logic fixed supply
V <sub>B</sub>	High-side floating supply
НО	High-side gate drive output
V <sub>s</sub>	High-side floating supply return

# **Functional Block Diagram**





### **Absolute Maximum Ratings (NOTE1)**

$V_B$ - High side floating supply voltage0.3V to +624 $V_S$ - High side floating supply offset voltage $V_B$ -24V to $V_B$ +0.3 $V_{HO}$ - High side floating output voltage $V_S$ -0.3V to $V_B$ +0.3 $dV_S$ / $dt$ - Offset supply voltage transient
$V_{CC}$ - Low side fixed supply voltage0.3V to +24 $V_{LO}$ - Low side output voltage0.3V to $V_{CC}$ +0.3
$V_{CC}$ - Logic supply voltage
$P_D$ - Package power dissipation at $T_A \le 25$ °C SOIC-14

**NOTE1** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SOIC-14 Thermal Resistance (NOTE2) θ <sub>JA</sub>	120 °C/W
PDIP-14 Thermal Resistance (NOTE2) θ <sub>JA</sub>	
T <sub>J</sub> - Junction operating temperature T <sub>L</sub> - Lead temperature (soldering, 10s) T <sub>stg</sub> - Storage temperature range	+300 °C

**NOTE2** Thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

# **Recommended Operating Conditions**

Symbol	Parameter	MIN	MAX	Unit
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>s</sub> + 10	V <sub>s</sub> + 20	V
V <sub>s</sub>	High side floating supply offset voltage	(NOTE 3)	600	V
V <sub>HO</sub>	High side floating output voltage	V <sub>s</sub>	V <sub>B</sub>	V
V <sub>CC</sub>	Low side fixed supply voltage	10	20	V
$V_{LO}$	Low side output voltage	0	V <sub>cc</sub>	V
V <sub>IN</sub>	Logic input voltage (HIN & LIN*)	V <sub>ss</sub>	5	V
V <sub>DT</sub>	Programmable deadtime pin voltage	V <sub>ss</sub>	V <sub>cc</sub>	V
V <sub>ss</sub>	Logic ground	-5	5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

**NOTE3** Logic operational for VS of -5 V to +600 V. Logic state held for VS of -5 V to -VBS.



### **DC Electrical Characteristics (NOTE4)**

 $V_{BIAS}(V_{CC},V_{BS})=15V,\ \ V_{SS}=COM,$  and  $T_{A}=25\ ^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit	
V <sub>IH</sub>	Logic "1" input voltage	$V_{cc} = 10 \text{ V to } 20 \text{ V}$	2.5				
V <sub>IL</sub>	Logic "0" input voltage	NOTE5			0.6	V	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	$I_0 = 2mA$		0.02	0.2	] V	
V <sub>OL</sub>	Low level output voltage, V <sub>o</sub>	$I_0 = 2mA$		0.02	0.1		
I <sub>LK</sub>	Offset supply leakage current	VB = VS = 600V			50		
I <sub>BSQ</sub>	Quiescent V <sub>BS</sub> supply current	V <sub>IN</sub> = 0V or 5V	20	75	130	μΑ	
I <sub>ccq</sub>	Quiescent V <sub>cc</sub> supply current	$V_{IN} = 0V \text{ or } 5V, \text{ RDT} = 0 \Omega$	0.4	1.0	1.6	mA	
I <sub>IN+</sub>	Logic "1" input bias current	HIN = 5V, LIN* = 0V		5	20		
I <sub>IN-</sub>	Logic "0" input bias current	HIN = 0V, LIN* = 5V			5	μΑ	
$V_{BSUV+}$	V <sub>BS</sub> supply under-voltage positive going threshold		8.0	8.9	9.8		
$V_{BSUV}$	V <sub>BS</sub> supply under-voltage negative going threshold		7.4	8.2	9.0		
$V_{\text{CCUV+}}$	V <sub>cc</sub> supply under-voltage positive going threshold		8.0	8.9	9.8	V	
V <sub>CCUV</sub> -	V <sub>cc</sub> supply under-voltage negative going threshold		7.4	8.2	9.0		
$V_{CCUV+}$							
$V_{BSUV+}$	Hysteresis		0.3	0.7		V	
I <sub>O+</sub>	Output high short circuit pulsed current	$V_0 = 0V$ , PW $\leq 10 \mu s$	120	290		A	
I <sub>O-</sub>	Output low short circuit pulsed current	$V_O = 15V$ , PW $\leq 10 \mu s$	250	600		mA	

**NOTE4** The  $V_{IN}$ ,  $V_{Th}$ ,  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to the two logic input pins: HIN and LIN\*. The  $V_0$  and  $I_0$  parameters are referenced to COM and are applicable to the respective output pins: HO and LO.


**NOTE5** For optimal operation, it is recommended that the input pulse (to HIN and LIN\*) should have an amplitude of 2.5V minimum with a pulse width of 1µs minimum.

# **AC Electrical Characteristics**

 $V_{BIAS}(V_{CC},V_{BS})=15V,\ V_{SS}=COM,C_{L}=1000\ pF,\ and\ T_{A}=25\ ^{\circ}C$  unless otherwise specified.

Symbol	Parameter	Conditions	MIN	TYP	MAX	Unit
t <sub>on</sub>	Turn-on propagation delay	$V_s = 0V$		220	300	
t <sub>OFF</sub>	Turn-off propagation delay	V <sub>s</sub> = 0 V or 600V		200	280	
t <sub>DM ON</sub>	Delay matchng   t <sub>on-</sub> t <sub>off</sub>			0	30	nc
t <sub>r</sub>	Turn-on rise time	$V_s = 0V$		100	220	ns
t <sub>f</sub>	Turn-off fall time			35	80	
	Des little and a second	$R_{DT} = 0\Omega$	400	540	680	
t <sub>DT</sub>	Deadtime: t <sub>DT LO-HO</sub> & t <sub>DT HO-LO</sub>	$R_{DT} = 200k\Omega$ , <b>NOTE6</b>	4	5	6	μs
t <sub>MDT</sub>	Deadtime matching = $t_{DT LO-HO} - t_{DT HO-LO}$	$R_{DT} = 0\Omega$		0	60	
		$R_{DT} = 200k\Omega$		0	600	ns

**NOTE6** Guaranteed by design, not tested in production






Figure 1. Input / Output Timing Diagram

Figure 2. Deadtime Waveform Definitions





Figure 3. Switching Time Waveform Definitions




# **Package Dimensions (SOIC-14N)**

Please contact support@tfsemi.com for package availability.





#### ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED

- "D" & "E" ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSION. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED 6 MILS PER SIDE.
- 2. "N" IS THE NUMBER OF TERMINAL POSITIONS.
- 3. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER WITHIN 3 MIL! ( SEATING PLANE) OUTGOING ASSEMBLY & 4 MILS AFTER TEST.
- 4. THE BOTTOM PACKAGE LEAD SIDE MAY BE BIGGER THAN THE TOP PACKAGE LEAD SIDE BY 4 MILS (2 MILS PER SIDE). BOTTOM PACKAGE DIMENSION SHALL FOLLOW DIMENSION STATED IN THIS DRAWING.
- 5. THE BOTTOM EJECTOR PIN CONTAINS COUNTRY OF ORIGIN "INDO" AND MOLD ID. ( REFER TO TABLE FOR OPTION ).
- 6. THIS DRAWING CONFORMS TO JEDEC REF. MS-012 REV. E



					MGP MOLD			
	N	D VARIATION		STAN	DARD	MAT	RIX	
	IN .	MIN	NOM	NOM I MAXI I		EJECT PIN	PIN 1 I.D.	EJECT PIN
	08	0.189	0.193	0.196	N/A		YES	YES
	14	0.337	0.339	0.344	YES	NO	YES	YES
◬	16	0.386	0.390	0.393	N	/A	YES	YES







# **Package Dimensions (PDIP-14)**


Please contact support@tfsemi.com for package availability.


#### ALL DIMENSIONS ARE IN INCHES UNLESS OTHERWISE NOTED











Rev.	Change	Owner	Date
1.0	First release, AI datasheet	Keith Spaulding	7/6/2015
1.1	Text edit	Keith Spaulding	7/18/2017
1.2	Add Note 5	Duke Walton	7/21/2019

# **Important Notice**

TF Semiconductor Solutions (TFSS) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC TFSS PRODUCTS ARE SPECIFICALLY DESIGNATED BY TFSS FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF TFSS PRODUCTS WHICH TFSS HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER'S RISK.

TFSS assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using TFSS products.

Resale of TFSS products or services with statements different from or beyond the parameters stated by TFSS for that product or service voids all express and any implied warranties for the associated TFSS product or service. TFSS is not responsible or liable for any such statements.

©2019 TFSS. All Rights Reserved. Information and data in this document are owned by TFSS wholly and may not be edited , reproduced, or redistributed in any way without the express written consent from TFSS.

For additional information please contact support@tfsemi.com or visit www.tfsemi.com