

FEATURES AND BENEFITS

- Automotive AEC-Q100 qualified
- Withstands surge voltages up to 40 V
- Operates as low as 3.6 V_{IN} (max) with V_{IN} decreasing
- Delivers up to 3.0 A of output current with integrated 110 m Ω high voltage MOSFET
- SLEEP input pin commands ultralow current shutdown mode
- Adjustable output voltage with ±1.0% accuracy from 0°C to 85°C, ±1.5% from -40°C to 150°C
- Programmable switching frequency: 250 kHz to 2.4 MHz
- Applying a clock input to the SYNC pin will increase the PWM frequency
- Power OK (POK) open-drain output
- Maximized duty cycle for low dropout
- Enhanced idle-stop recovery during V_{IN} transients
- Pre-bias startup capable, V_{OUT} will not cause a reset

Continued on next page...

PACKAGE:

24-pin wettable flank QFN with exposed thermal pad (suffix ES)



Not to scale

DESCRIPTION


Designed to provide the power supply requirements of next generation car audio and infotainment systems, the ARG81801 provides all the control and protection circuitry to produce a high current regulator with $\pm 1.0\%$ output voltage accuracy. After startup, the ARG81801 operates down to at least 3.6 V_{IN} (V_{IN} falling).

If the SYNC input is driven by an external clock signal higher than the base frequency (f_{OSC}), the PWM frequency synchronizes to the incoming clock frequency. The \overline{SLEEP} input pin commands an ultralow current shutdown mode requiring less than 5 μA for internal circuitry and 10 μA (max) for MOSFET leakage at 16 V_{IN} , 85°C.

The ARG81801 has external compensation to accommodate a wide range of frequencies and external components, and provides a Power OK (POK) signal validated by the output voltage.

The ARG81801 uses an Enhanced Idle/Stop-Start Recovery technique to reduce or eliminate output overshoot when $V_{\rm IN}$ recovers from levels below $V_{\rm IN}$ minimum (i.e. $V_{\rm OUT}$ drops out of regulation).

Extensive protection features of the ARG81801 include pulse-by-pulse current limit, hiccup mode short circuit protection, open/short asynchronous diode protection, BOOT open/short voltage protection, $V_{\rm IN}$ undervoltage lockout, $V_{\rm OUT}$ overvoltage protection, and thermal shutdown.



Typical Application Diagram

Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

FEATURES AND BENEFITS

- · External compensation for maximum flexibility
- Excellent set of protection features to satisfy the most demanding applications
- Overvoltage, pulse-by-pulse current limit, hiccup mode short circuit, and thermal protection

DESCRIPTION

The ARG81801 is supplied in a 24-pin wettable flank QFN package with exposed power pad (suffix ES). It is lead (Pb) free, with 100% matte-tin leadframe plating.

SELECTION GUIDE

Part Number	Operating Ambient Temperature Range T _A , (°C)	Packing
ARG81801KESJSR	-40 to 150	6000 pieces per 13-in. reel



Table of Contents

Features and Benefits	1
Description	1
Package	
Typical Application Diagram	
Selection Guide	2
Absolute Maximum Ratings	3
Thermal Characteristics	3
Functional Block Diagram	4
Pinout Diagram and Terminal List	5
Electrical Characteristics	6
Typical Performance Characteristics	
Functional Description	12
Overview	
Reference Voltage	
PWM Switching Frequency	
SLEEP Input	
Synchronization Input	
Transconductance Error Amplifier	13
Slope Compensation	13
Current Sense Amplifier	
Power MOSFETs	13
BOOT Regulator	
Pulse-Width Modulation (PWM)	14
Soft Start (Startup) and Inrush Current Control	
Pre-Biased Startup	
Power OK (POK) Output	15

Protection Features	16
Undervoltage Lockout (UVLO)	16
Pulse-by-Pulse Overcurrent Protection (OCP)	16
Overcurrent Protection (OCP) and Hiccup Mode	16
BOOT Capacitor Protection	
Asynchronous Diode Protection	17
Overvoltage Protection (OVP)	17
Pin-to-Ground and Pin-to-Short Protections	17
Thermal Shutdown (TSD)	17
Application Information	20
Design and Component Selection	. 20
Setting the Output Voltage (V _{OUT})	. 20
Output Inductor (L _O)	21
Output Capacitors	21
Input Capacitors	. 22
Asynchronous Diode (D1)	23
Bootstrap Capacitor	. 23
Soft Start and Hiccup Mode Timing (C _{SS})	. 23
Compensation Components (R _Z , C _Z , and C _P)	24
Power Dissipation and Thermal Calculations	. 27
PCB Component Placement and Routing	
Package Outline Drawing	30



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS [1]

Characteristic	Symbol	Notes	Rating	Unit
VIN, SLEEP, SS Pin Voltage			-0.3 to 40	V
SW Din Voltage	V	Continuous (minimum limit is a function of temperature)	-0.3 to V _{IN} + 0.3	V
SW Pin Voltage	V _{SW}	t < 50 ns	-1.0 to V _{IN} + 0.3	V
BOOT Din Voltage		Continuous	$V_{SW} - 0.3$ to $V_{SW} + 5.5$	V
BOOT Pin Voltage	V _{BOOT}	BOOT OV Fault Condition	$V_{SW} - 0.3 \text{ to } V_{SW} + 7.0$	V
All Other Pin Voltages			-0.3 to 5.5	V
Maximum Junction Temperature	T _{J(max)}		150	°C
Storage Temperature	T _{stg}		-55 to 150	°C


^[1] Operation at levels beyond the ratings listed in this table may cause permanent damage to the device. The Absolute Maximum ratingsare stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the Electrical Characteristics table is not implied. Exposure to Absolute Maximum-rated conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS: May require derating at maximum conditions, see application information

Characteristic	Symbol	Test Conditions [2]	Value	Unit
Package Thermal Resistance	$R_{ hetaJA}$	On 4-layer PCB based on JEDEC standard	37	°C/W

^[2] Additional thermal information available on the Allegro website.






Functional Block Diagram



PINOUT DIAGRAM AND TERMINAL LIST



Package ES, 24-Pin QFN Pinout Diagram

Terminal List Table

Name	Number	Function
VIN	1, 2	Power input for the control circuits and the drain of the high-side N-channel MOSFET. Connect this pin to a power supply providing from 4.0 to 35 V. A ceramic capacitor should be placed and grounded very close to this pin.
SS	3	Soft start and hiccup pin. Connect a capacitor, C _{SS} , from this pin to GND to set soft start mode duration. The capacitor also determines the hiccup period during overcurrent.
SLEEP	4	Setting this pin low forces sleep mode (very low current shutdown mode: V _{OUT} = 0 V). This pin must be set high to enable the ARG81801. If the application does not require a sleep mode, then this pin can be tied directly to VIN. Do not float this pin.
GND	5, 16	Ground pins.
SYNC	6	Applying an external clock input to this pin forces synchronization of PWM to the clock input rate (f_{SYNC}), at a rate higher than f_{OSC} . SLEEP low overrides this pin.
POK	7	Power OK output signal. This pin is an open drain output that transitions from low to high impedance after the output has maintained regulation for $t_{d(POK)}$, typically 26 μ s.
FSET	8	Frequency setting pin. A resistor, R _{FSET} , from this pin to GND sets the base PWM switching frequency (f _{OSC}). See the Design and Component Selection section for information on determining the value of R _{FSET} .
NC	9-11, 20-24	No connect pins. These should be connected to ground to aid thermal transfer.
COMP	12	Output of the error amplifier and compensation node for the current mode control loop. Connect a series RC network from this pin to GND for loop compensation. See the Design and Component Selection section of this datasheet for further details.
FB	13	Feedback (negative) input to the error amplifier. Connect a resistor divider from the regulator output, V _{OUT} , to this pin to program the output voltage.
TEST	14	Test mode pin. This pin should be connected to ground. Allegro recommends using a resistor from this pin to ground to limit the regulator output voltage in the event the FB pin becomes shorted to this pin.
VREG	15	Internal voltage regulator bypass capacitor pin. Connect a 1 µF ceramic capacitor from this pin to ground and place it close to the ARG81801.
SW	17, 18	The source of the high-side N-channel MOSFET. The external free-wheeling diode (D_1) and output inductor (L_0) should be connected to this pin. Both D_1 and L_0 should be placed close to this pin and connected with relatively wide traces.
воот	19	High-side gate drive boost input. This pin supplies the drive for the high-side N-channel MOSFET. Connect a 47 nF ceramic capacitor from BOOT to SW.
PAD	_	Exposed pad of the package providing enhanced thermal dissipation. This pad must be connected to the ground plane(s) of the PCB with at least 6 vias, directly in the pad land.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

ELECTRICAL CHARACTERISTICS: Valid at 4.0 V \leq V_{IN} \leq 35 V, -40° C \leq T_J \leq 150°C, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
INPUT VOLTAGE						
Input Voltage Range [1]	V _{IN}		4.0	_	35	V
VIN UVLO Start	V _{INUV(ON)}	V _{IN} rising	3.6	3.8	4.0	V
VIN UVLO Stop	V _{INUV(OFF)}	V _{IN} falling	3.2	3.4	3.6	V
VIN UVLO Hysteresis	V _{INUV(HYS)}		-	400	_	mV
INPUT SUPPLY CURRENT						
Class Mada Issuet Curally Curant [2][3]	T	V _{SLEEP} ≤ 0.5 V, T _J = 85°C, V _{IN} = 16 V	_	5	15	μA
Sleep Mode Input Supply Current [2][3]	I _{IN(SLEEP)}	V _{SLEEP} ≤ 0.5 V, T _J = 85°C, V _{IN} = 35 V	_	7	25	μA
PWM Mode Input Supply Current [2]	I _{IN(PWM)}	I _{OUT} = 0 mA	_	2.5	5.0	mA
VOLTAGE REGULATION						•
	V _{FB}	$0^{\circ}\text{C} < \text{T}_{\text{J}} < 85^{\circ}\text{C}, \text{ V}_{\text{IN}} \ge 4.1 \text{ V}, \text{ V}_{\text{FB}} = \text{V}_{\text{COMP}}$	792	800	808	mV
Feedback Voltage Accuracy [4]		$-40^{\circ}\text{C} < \text{T}_{\text{J}} < 150^{\circ}\text{C}, \text{V}_{\text{IN}} \ge 4.1 \text{ V}, \text{V}_{\text{FB}} = \text{V}_{\text{COMP}}$	788	800	812	mV
	V _{OUT(SAT)}	$T_A = 85^{\circ}C$, $R_{DC(LO)} \le 75 \text{ m}\Omega$, $V_{IN} = 3.6 \text{ V}$, $I_{OUT} = 1 \text{ A}$, $f_{SW} = 425 \text{ kHz}$	3.27	3.295	_	V
0.1.15		$T_A = 85^{\circ}C$, $R_{DC(LO)} \le 75 \text{ m}\Omega$, $V_{IN} = 5.3 \text{ V}$, $I_{OUT} = 1 \text{ A}$, $f_{SW} = 425 \text{ kHz}$	4.95	5.0	_	V
Output Dropout Voltage ^[5]		T_A = 85°C, $R_{DC(LO)} \le 50$ m Ω , V_{IN} = 3.75 V, I_{OUT} = 1 A, f_{SW} = 2 MHz	3.25	3.3	_	V
		T_A = 85°C, $R_{DC(LO)}$ ≤ 50 m Ω , V_{IN} = 5.5 V, I_{OUT} = 1 A, f_{SW} = 2 MHz	4.89	5.0	_	V
ERROR AMPLIFIER	,					
Feedback Input Bias Current [2]	I _{FB}		-38	_	-16	nA
Open Loop Voltage Gain	A _{VOL}	V _{COMP} = 1.2 V	_	65	_	dB
Transcenductones		400 mV < V _{FB}	500	750	950	μA/V
Transconductance	gm	0 V < V _{FB} < 400 mV	275	375	475	μA/V
Output Current	I _{EA}	V _{COMP} = 1.2 V	-	±75	_	μA
COMP Pull-Down Resistance	R _{COMP}	FAULT = 1 or HICCUP = 1	_	1	_	kΩ



^[1] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

^[2] Negative current is defined as coming out of the node or pin, positive current is defined as going into the node or pin.

^[3] Performance at 85°C ensured by design and characterization, not production tested.

^[4] Performance at the 0°C and 85°C ranges ensured by design and characterization, not production tested.

^[5] Ensured by design and characterization, not production tested.

Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

ELECTRICAL CHARACTERISTICS (continued): Valid at 4.0 V \leq V_{IN} \leq 35 V, -40° C \leq T_J \leq 150°C, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
PULSE WIDTH MODULATION (PWM	1)	•	,			
PWM Ramp Offset	V _{PWM(OFFS)}	V _{COMP} level required for 0% duty cycle	_	400	-	mV
Minimum Controllable On-Time	t _{ON(MIN)}	12 V < V _{IN} < 16 V, I _{OUT} = 1 A, V _{BOOT} - V _{SW} = 4.5 V	_	95	135	ns
Minimum Switch Off-Time	t _{OFF(MIN)}		_	95	130	ns
COMP to SW Current Gain	gm _{POWER}		_	4.0	-	A/V
		f _{OSC} = 2.44 MHz	2.31	3.30	4.30	A/µs
Slope Compensation [6]	S _E	f _{OSC} = 1.00 MHz	0.66	1.00	1.32	A/µs
		f _{OSC} = 252 kHz	0.15	0.22	0.29	A/µs
MOSFET PARAMETERS [7]	,					
High-Side MOSFET On-Resistance [8]	В	$T_J = 25$ °C, $V_{BOOT} - V_{SW} = 4.5$ V, $I_{DS} = 0.4$ A	_	110	125	mΩ
High-Side MOSFET Off-Resistance [9]	R _{DS(on)HS}	$T_J = 150$ °C, $V_{BOOT} - V_{SW} = 4.5$ V, $I_{DS} = 0.4$ A	_	190	215	mΩ
Lliab Sida MOSEET Lagkaga [9][10]	T	$T_J < 85^{\circ}C, V_{\overline{\text{SLEEP}}} \le 0.5 \text{ V}, V_{SW} = 0 \text{ V}, V_{IN} = 16 \text{ V}$	_	_	10	μΑ
High-Side MOSFET Leakage [9][10]	I _{LKG(HS)}	$T_J \le 150$ °C, $V_{\overline{SLEEP}} \le 0.5 \text{ V}$, $V_{SW} = 0 \text{ V}$, $V_{IN} = 16 \text{ V}$	_	60	150	μΑ
SW Node Slew Rate [6]	SR _{SW}	12 V < V _{IN} < 16 V	_	0.72	-	V/ns
Low-Side MOSFET On-Resistance [8]	R _{DS(on)LS}	$T_J = 25^{\circ}\text{C}, V_{IN} \ge 6 \text{ V}, I_{DS} = 0.1 \text{ A}$	_	_	10	Ω
PWM SWITCHING FREQUENCY						
		$R_{FSET} = 8.06 \text{ k}\Omega$	2.20	2.44	2.70	MHz
Base Switching Frequency	f _{OSC}	R_{FSET} = 23.7 k Ω	0.90	1.00	1.10	MHz
		R _{FSET} = 102 kΩ	_	252	_	kHz
PWM SYNCHRONIZATION TIMING						
Synchronization Frequency Range	f _{SYNC(MULT)}		1.2 × f _{OSC} (typ)	_	1.5 × f _{OSC} (typ)	_
Synchronized Frequency	f _{SYNC}		_	_	2.9	MHz
Synchronization Input Duty Cycle	D _{SYNC}		_	_	80	%
Synchronization Input Pulse Width	t _{w(SYNC)}		200	_	_	ns
Synchronization Input Rise Time [6]	t _{r(SYNC)}		_	10	15	ns
Synchronization Input Fall Time [6]	t _{f(SYNC)}		-	10	15	ns
Synchronization High Threshold	V _{SYNC(H)}		_	-	2.0	V
Synchronization Low Threshold	V _{SYNC(L)}		0.8	_	-	V
Synchronization Hysteresis [6]	V _{SYNC(HYS)}		_	200	-	mV
Synchronization Input Resistance	R _{SYNC}		120	200	280	kΩ



 $[\]ensuremath{^{[6]}}$ Ensured by design and characterization, not production tested.

^[7] Thermally limited depending on input voltage, output voltage, duty cycle, regulator load currents, PCB layout, and airflow.

^[8] Performance at 25°C ensured by design and characterization, not production tested.

^[9] Negative current is defined as coming out of the node or pin, positive current is defined as going into the node or pin.

^[10] Performance at 85°C ensured by design and characterization, not production tested.

Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

ELECTRICAL CHARACTERISTICS (continued): Valid at 4.0 V \leq V_{IN} \leq 35 V, -40° C \leq T_J \leq 150°C, unless otherwise specified

Characteristics	Symbol	ool Test Conditions		Тур.	Max.	Unit
SLEEP PIN INPUT THRESHOLDS						•
SLEEP High Threshold	V _{SLEEP(H)}	V _{SLEEP} rising	_	1.3	2.1	V
SLEEP Low Threshold	V _{SLEEP(L)}	V _{SLEEP} falling	0.5	1.2	_	V
SLEEP Delay	t _{d(SLEEP)}	V _{SLEEP} transitioning low	55	103	150	μs
SLEEP Input Bias Current	I _{SLEEP(BIAS)}	V _{SLEEP} = 5 V	_	500	_	nA
VREG PIN OUTPUT						
VREG Output Voltage	V _{VREG}	V _{TEST} = 0 V	_	3.05	_	V
BOOT REGULATOR						
BOOT Charging Frequency [11]	f _{BOOT}		_	f _{SW}	_	_
BOOT Voltage Enable Threshold	V _{BOOT(EN)}	V _{BOOT} rising	1.7	2.0	2.2	V
BOOT Voltage Enable Hysteresis	V _{BOOT(HYS)}		_	200	_	mV
BOOT Voltage Low-Side Switch Disable Threshold	V _{BOOT(LS,DIS)}	V _{BOOT} rising	_	4.1	_	V
SOFT START PIN						
FAULT, HICCUP Reset Voltage	V _{SS(RST)}	V _{SS} falling due to R _{SS(FLT)}	_	200	275	mV
Hiccup OCP Threshold	V _{HIC(EN)}	V _{SS} rising	_	2.3	_	V
Maximum Charge Voltage	V _{SS(MAX)}		_	V _{VREG}	_	V
Startup (Source) Current	I _{SS(SU)}	HICCUP = FAULT = 0	-30	-20	-10	μA
Hiccup (Sink) Current	I _{SS(HIC)}	HICCUP = 1	2.4	5	10	μA
Pull-Down Resistance	R _{SS(FLT)}	FAULT = 1 or V _{SLEEP} = low	_	2	_	kΩ
		0 V < V _{FB} < 200 mV	_	f _{OSC} / 4	_	_
Soft Start Frequency Foldback	f _{SW(SS)}	200 mV < V _{FB} < 400 mV	_	f _{OSC} / 2	_	_
		400 mV < V _{FB}	_	f _{osc}	_	_
Soft Start Delay Time [11]	t _{d(SS)}	C _{SS} = 22 nF	_	440	_	μs
Soft Start Output Ramp Time [11]	t _{SS}	C _{SS} = 22 nF	_	880	-	μs
HICCUP MODES						
Hiccup, OCP Count	OCP _{LIM}	V _{SS} > 2.3 V and OCL = 1	_	120	_	counts
Hiccup, BOOT Undervoltage (Shorted) Count	BOOT _{UV}		_	120	_	counts
Hiccup, BOOT Overvoltage (Open) Count	BOOT _{OV}		_	7	-	counts



^[11] Ensured by design and characterization, not production tested.

Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

ELECTRICAL CHARACTERISTICS (continued): Valid at 4.0 V \leq V_{IN} \leq 35 V, -40° C \leq T_J \leq 150°C, unless otherwise specified


Characteristics	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
OVERCURRENT PROTECTION (OC	P)					
DWM Dulce by Dulce Limit	$I_{LIM(TON,MIN)}$	$t_{ON} = t_{ON(MIN)}$	4.8	5.5	6.1	Α
PWM Pulse-by-Pulse Limit	$I_{\text{LIM(TON,MAX)}}$	$t_{ON} = (1/f_{SW}) - t_{OFF(MIN)}$, no synchronization	3.0	4.1	5.1	Α
OUTPUT VOLTAGE PROTECTION (OVP)			,		*
VOUT Overvoltage Threshold	V _{OUT(OV)}	V _{FB} rising, PWM mode	860	880	902	mV
VOUT Overvoltage Hysteresis	V _{OUT(OV)HYS}	V _{FB} falling, relative to V _{OUT(OV)}	_	-10	_	mV
VOUT Undervoltage Threshold	V _{OUT(UV)}	V _{FB} falling, PWM mode	715	740	765	mV
VOUT Undervoltage Hysteresis	V _{OUT(UV)HYS}	V _{FB} rising, relative to V _{OUT(UV)}	-	10	_	mV
POWER OK (POK) OUTPUT						
POK Rising Delay	t _{d(POK)}	V _{FB} rising only	19	30	41	μs
POK Low Output Voltage	V _{POK(L)}	I _{POK} = 5 mA	_	185	400	mV
POK Leakage Current [12]	I _{POK(LKG)}	V _{POK} = 5.5 V	-1	-	1	μA
THERMAL PROTECTION						
Thermal Shutdown Rising Threshold [13]	T _{SD}	PWM stops immediately and COMP and SS are pulled low	155	170	185	°C
Thermal Shutdown Hysteresis [13]	T _{SD(HYS)}		_	20	_	°C





^[12] Negative current is defined as coming out of the node or pin, positive current is defined as going into the node or pin.


^[13] Ensured by design and characterization, not production tested.


TYPICAL PERFORMANCE CHARACTERISTICS














Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

-50

-25

0

25

50


Temperature (°C)


75

100


125


150






SS Start and Hiccup Currents versus Temperature









FUNCTIONAL DESCRIPTION

Overview

The ARG81801 is an asynchronous current mode buck regulator that incorporates all the control and protection circuitry necessary to provide the power supply requirements of car audio and infotainment systems.

The ARG81801 has two modes of operation. First, the ARG81801 can deliver up to 3.0 A in pulse-width modulation (PWM) mode. Second, with the \overline{SLEEP} pin low, the ARG81801 will enter an ultralow current shutdown (sleep) mode where $V_{OUT}=0\ V$ and the total current drawn from V_{IN} will typically be less than 10 μA .

The ARG81801 was designed to support up to 3.0 A. However, the exact amount of current it will supply, before possible thermal shutdown, depends heavily on duty cycle, ambient temperature, airflow, PCB layout, and PCB construction. Figure 1 shows calculated current ratings versus ambient temperature for $V_{\rm IN}=12~\rm V$ and $V_{\rm OUT}=3.3~\rm V$ and 5.0 V, at $f_{\rm SW}=425~\rm kHz$ and $f_{\rm SW}=2~\rm MHz$. This analysis assumed a 4-layer PCB constructed according to the JEDEC standard (yielding a thermal resistance of 37°C/W), with no nearby heat sources, and no airflow.




Figure 1: ARG81801 Typical Current Derating

Reference Voltage

The ARG81801 incorporates an internal reference that allows output voltages (V_{OUT}) as low as 0.8 V. The accuracy of the internal reference is $\pm 1.0\%$ from 0°C to 85°C and $\pm 1.5\%$ from

 -40° C to 150°C. The output voltage is programmed by connecting a resistor divider from V_{OUT} to the FB pin of the ARG81801, as shown in the Typical Applications schematics.

PWM Switching Frequency

The PWM switching frequency of the ARG81801 is adjustable from 250 kHz to 2.4 MHz and has an accuracy of about $\pm 10\%$ across the operating temperature range.

During startup, the PWM switching frequency changes from 25% to 50% and finally to 100% of f_{OSC} , as V_{OUT} rises from 0 V to the regulation voltage. The startup switching frequency is discussed in more detail in the section describing soft start.

If the regulator output is shorted to ground, $V_{FB} \approx 0$ V, the PWM frequency will be 25% of $f_{OSC}.$ In this case, the extra low switching frequency allows extra off-time between SW pulses. The extra off time allows the output inductor current to decay back to 0 A before the next SW pulse occurs. This prevents the inductor current from climbing to a value that could damage the ARG81801 or the output inductor.

SLEEP Input

The ARG81801 has a $\overline{\text{SLEEP}}$ logic level input pin. To get the ARG81801 to operate, the $\overline{\text{SLEEP}}$ pin must be a logic high (>2.1 V). The $\overline{\text{SLEEP}}$ pin is rated to 40 V, allowing the $\overline{\text{SLEEP}}$ pin to be connected directly to V_{IN} if there is no suitable logic signal available to wake up the ARG81801.

When SLEEP transitions low, the ARG81801 waits approximately 103 µs before shutting down. This delay provides plenty of filtering to prevent the ARG81801 from prematurely entering sleep mode because of any small glitch coupling onto the PCB trace or SLEEP pin.

Synchronization Input

If an external clock is applied to the SYNC pin, the ARG81801 synchronizes its PWM frequency to the external clock. The external clock may be used to increase the ARG81801's base PWM frequency $(f_{\rm OSC(TYP)})$ set by $R_{\rm FSET}.$ Synchronization operates from $1.2 \times f_{\rm OSC(TYP)}$ to $1.5 \times f_{\rm OSC(TYP)}.$ The external clock pulses must satisfy the pulse width, duty-cycle, and rise/fall time requirements shown in the Electrical Characteristics table in this datasheet.



Transconductance Error Amplifier

The transconductance error amplifier primary function is to control the regulator output voltage. The error amplifier is shown in Figure 2. Here, it is shown as a three-terminal input device with two positive and one negative input. The negative input is simply connected to the FB pin and is used to sense the feedback voltage for regulation. The two positive inputs are used for soft start and steady-state regulation. The error amplifier performs an analog OR selection between its two positive inputs. The error amplifier regulates to either the soft start pin voltage (minus 400 mV) or the ARG81801 internal reference, $V_{\rm REF}$, whichever is lower.

To stabilize the regulator, a series RC compensation network (R_Z and C_Z) must be connected from the error amplifier output (the COMP pin) to GND, as shown in the Typical Applications schematics. In most instances, an additional relatively low value capacitor (C_P) should be connected in parallel with the R_Z - C_Z components to reduce the loop gain at very high frequencies. However, if the C_P capacitor is too large, the phase margin of the regulator may be reduced. Calculating R_Z , C_Z , and C_P is covered in detail in the Design and Component Selection section of this datasheet.

If a fault occurs or the regulator is disabled ($\overline{\text{SLEEP}} = \text{low}$), the COMP pin is pulled to GND via approximately 1 k Ω and PWM switching is inhibited.




Figure 2: ARG81801 Error Amplifier

Slope Compensation

The ARG81801 incorporates internal slope compensation ($S_{\rm E}$) to allow PWM duty cycles above 50% for a wide range of input/output voltages and inductor values. The slope compensation signal is added to the sum of the current sense amplifier output and the PWM ramp offset. As shown in the Electrical Characteristics

table, the amount of slope compensation scales with the base switching frequency set by R_{FSET} (f_{OSC}). The amount of slope compensation does not change when the regulator is synchronized to an external clock.

The value of the output inductor should be chosen such that S_E is from $0.5 \times$ to $1 \times$ the falling slope of the inductor current (S_F) .

Current Sense Amplifier

The ARG81801 incorporates a high-bandwidth current sense amplifier to monitor the current in the high-side MOSFET. This current signal is used by the PWM control circuitry to regulate the peak current. The current signal is also used by the protection circuitry to prevent damage to the ARG81801.

Power MOSFETs

The ARG81801 includes a 40 V, 110 m Ω high-side N-channel MOSFET, capable of delivering at least 3.0 A. The ARG81801 also includes a 10 Ω , low-side MOSFET to help ensure the BOOT capacitor is always charged. The typical $R_{DS(on)}$ increase versus temperature is shown in Figure 3.




Figure 3: Typical MOSFET $R_{DS(on)}$ versus Temperature

BOOT Regulator

The ARG81801 contains a regulator to charge the boot capacitor. The voltage across the BOOT capacitor is typically 5.0 V. If the BOOT capacitor is missing, the ARG81801 detects a boot overvoltage. Similarly, if the BOOT capacitor is shorted, the ARG81801 detects a boot undervoltage. Also, the BOOT regulator has a current limit to protect itself during a short circuit condition. The details of how each type of boot fault is handled by the ARG81801 are summarized in Table 1 and shown in Figure 10.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

Pulse-Width Modulation (PWM)

The ARG81801 uses fixed-frequency, peak current mode control to provide excellent load and line regulation, fast transient response, and ease of compensation. A high-speed comparator and control logic, capable of typical pulse widths of 95 ns, are included in the ARG81801. The inverting input of the PWM comparator is connected to the output of the error amplifier. The non-inverting input is connected to the sum of the current sense signal, the slope compensation, and a DC offset voltage $(V_{PWM(OFFS)}, 400 \text{ mV}_{TYP})$.

At the beginning of each PWM cycle, the CLK signal sets the PWM flip-flop and the high-side MOSFET is turned on. When the summation of the DC offset, slope compensation, and current sense signal rises above the error amplifier voltage, the PWM flip-flop is reset and the high-side MOSFET is turned off. The PWM flip-flop is reset-dominant, so the error amplifier may override the CLK signal in certain situations. For example, at very light loads or extremely high input voltages, the error amplifier will reduce its output voltage below the 400 mV DC offset and the PWM flip-flop will ignore one or more of the incoming CLK pulses. The high-side MOSFET will not turn on, and the regulator will skip pulses to maintain output voltage regulation.

The ARG81801 includes a comprehensive set of protection circuits. See Figure 10 for a timing diagram showing how faults are handled. Also, the Protection Features section of this datasheet provides a detailed description of each fault and Table 1 presents a summary.

Soft Start (Startup) and Inrush Current Control

Inrush current is controlled by a soft start function. When the ARG81801 is enabled and all faults are cleared, the soft start pin will source $I_{\rm SS(SU)}$ and the voltage on the soft start capacitor, $C_{\rm SS}$, will ramp upward from 0 V. When the voltage at the soft start pin exceeds approximately 400 mV, the error amplifier will slew its output voltage above the PWM Ramp Offset ($V_{\rm PWM(OFFS)}$). At that instant, the high-side and low-side MOSFETs will begin switching. As shown in Figure 4, there is a small delay $(t_{\rm d(SS)})$ between when the enable pin transitions high, and when both the soft start voltage exceeds 400 mV and the error amplifier slews its output high enough to initiate PWM switching.

After the ARG81801 begins switching, the error amplifier will regulate the voltage at the FB pin to the soft start pin voltage minus approximately 400 mV. During the active portion of soft start, the voltage at the soft start pin rises from 400 mV to 1.2 V (a difference of 800 mV), the voltage at the FB pin rises from 0 V to 800 mV, and the regulator output voltage rises from 0 V to the targeted setpoint, which is determined by the feedback resistor divider on the FB pin.




Figure 4: Normal Startup to V_{OUT} = 3.3 V, I_{OUT} = 1.6 A, SLEEP Transitions High

During startup, the PWM switching frequency is reduced to 25% of $f_{\rm OSC}$ while V_{FB} is below 200 mV. If V_{FB} is above 200 mV but below 400 mV, the switching frequency is reduced to 50% of $f_{\rm OSC}$. Also, if V_{FB} is below 400 mV, the gm of the error amplifier is reduced to gm/2. When V_{FB} is above 400 mV the switching frequency will be $f_{\rm OSC}$ and the error amplifier gain will be gm. The reduced switching frequencies and error amplifier gain are necessary to help improve output regulation and stability when $V_{\rm OUT}$ is at a very low voltage. When $V_{\rm OUT}$ is very low, the PWM control loop requires on-times near the minimum controllable on-time, as well as extra-low duty cycles that are not possible at the base operating switching frequencies.

When the voltage at the soft start pin reaches approximately 1.2 V, the error amplifier will change mode and begin regulating the voltage at the FB pin to the ARG81801 internal reference, 800 mV. The voltage at the soft start pin will continue to rise to approximately V_{REG} . Complete soft start operation from $V_{OUT}\!=\!0$ V is shown in Figure 4.

If the ARG81801 is disabled or a fault occurs, the internal fault latch will be set and the capacitor on the soft start pin will be discharged to ground very quickly by an 2 k Ω pull-down resistor. The ARG81801 will clear the internal fault latch when the voltage at the soft start pin decays to approximately 200 mV (V_{SS(RST)}). Conversely, if the ARG81801 enters hiccup mode, the capacitor on the soft start pin is slowly discharged by a current sink, I_{SS(HIC)}. Therefore, the soft start capacitor (C_SS) not only controls the startup time but also the time between soft start attempts in hiccup mode. Hiccup mode operation is discussed in more detail in the Protection Features section of this datasheet.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

Pre-Biased Startup

If the output of the regulator (V_{OUT}) is pre-biased to some voltage, the ARG81801 will modify the normal startup routine to prevent discharging the output capacitors. As described previously, the error amplifier usually becomes active when the voltage at the soft start pin exceeds 400 mV. If the output is pre-biased, the FB pin will be at some non-zero voltage. The ARG81801 will not start switching until the voltage at the soft start pin increases to approximately $V_{FB} + 400$ mV. When the soft start pin voltage exceeds this value, the error amplifier becomes active, the voltage at the COMP pin rises, PWM switching starts, and V_{OUT} ramps upward from the pre-bias level. Figure 5 shows startup when the output voltage is pre-biased to 1.6 V.




Figure 5: Pre-biased Startup from V_{OUT} = 1.6 V to V_{OUT} = 3.3 V, at I_{OUT} = 1.6 A Power OK (POK) Output

The ARG81801 has a Power OK output (POK) with a fixed delay of its rising edge ($t_{d(POK)}$). The POK output is an open drain output so an external pull-up resistor must be used, as shown in the Typical Applications schematics. POK transitions high when the output voltage (V_{OUT}), sensed at the FB pin, is within regulation. POK is high when the output voltage is typically within 92.5% to 110% of the target value. The POK overvoltage and undervoltage comparators incorporate a small amount of hysteresis (10 mV typically) and filtering (5 μ s typically) to help reduce chattering due to voltage ripple at the FB pin.

The POK output is immediately pulled low either: if an output overvoltage or an undervoltage condition occurs, or if the ARG81801 junction temperature exceeds the thermal shutdown

threshold (T_{SD}). For other faults, POK behavior depends on the output voltage. Table 1 summarizes all the ARG81801 fault modes and their effect on POK.

At power-up, POK must be initialized (set to a logic low) when V_{IN} is relatively low. Figure 6 shows V_{IN} ramping up, and also POK being set to a logic low when V_{IN} is only 2.2 V. For this test, POK was pulled up to an external 3.3 V supply via a 2 k Ω resistor.

At power-down, POK must be held in the logic low state as long as possible. Figure 7 shows V_{IN} ramping down and also POK being held low until V_{IN} is only 1.3 V. For this test, POK was pulled up to an external 3.3 V supply via a 2 k Ω resistor.




Figure 6: Initialization of POK as V_{IN} Ramps Up




Figure 7: POK being Held Low as V_{IN} Ramps Down



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

Protection Features

The ARG81801 was designed to satisfy the most demanding automotive and non-automotive applications. In this section, a description of each protection feature is described and Table 1 summarizes the protection features and operation.

UNDERVOLTAGE LOCKOUT (UVLO)

An undervoltage lockout (UVLO) comparator monitors the voltage at the VIN pin and keeps the regulator disabled if the voltage is below the stop threshold ($V_{INUV(OFF)}$). The UVLO comparator incorporates some hysteresis ($V_{INUV(HYS)}$) to help reduce on-off cycling of the regulator due to resistive or inductive drops in the V_{IN} path during heavy loading or during startup.

PULSE-BY-PULSE OVERCURRENT PROTECTION (OCP)

The ARG81801 monitors the current in the high-side MOSFET and if the current exceeds the pulse-by-pulse overcurrent threshold (I_{LIM}) then the high-side MOSFET is turned off. Normal PWM operation resumes on the next clock pulse from the oscillator. The ARG81801 includes leading edge blanking to prevent falsely triggering the pulse-by-pulse current limit when the high-side MOSFET is turned on.

Because of the addition of the slope compensation ramp to the inductor current, the ARG81801 delivers more current at lower duty cycles and less current at higher duty cycles. Also, the slope compensation is not a perfectly linear function of switching frequency. For a given duty cycle, this results in a little more current being avail-




Figure 8: Pulse-by-Pulse Current Limit versus Duty Cycle

At f_{OSC} = 250 kHz (dashed lines) and f_{OSC} = 2.45 MHz (solid lines)

able at lower switching frequencies than higher frequencies. Figure 8 shows the typical and worst case min/max pulse-by-pulse current limits versus duty cycle at $f_{\rm OSC} = 250$ kHz and 2.45 MHz.

If the synchronization input (SYNC) is used to increase the switching frequency, the on-time and the current ripple will decrease. This will allow slightly more current than at the base switching frequency (f_{OSC}).

The exact current the buck regulators can support is heavily dependent on: duty cycle (V_{IN} , V_{OUT} , V_F), ambient temperature, thermal resistance of the PCB, airflow, component selection, and nearby heat sources.

OVERCURRENT PROTECTION (OCP) AND HICCUP MODE

An OCP counter and hiccup mode circuit protect the buck regulator when the output of the regulator is shorted to ground or when the load is too high. When the voltage at the soft start pin is below the hiccup OCP threshold $(V_{\rm HIC(EN)})$, the hiccup mode counter is disabled. Two conditions must be met for the OCP counter to be enabled and begin counting:

- $V_{SS} > V_{HIC(EN)}$ (2.3 V (typ)) and
- V_{COMP} is clamped at its maximum voltage (OCL = 1)

As long as these two conditions are met, the OCP counter remains enabled and will count pulses from the overcurrent comparator. If the COMP pin voltage decreases (OCL = 0) the OCP counter is cleared.

If the OCP counter reaches OCP_{LIM} counts (120), a hiccup latch is set and the COMP pin is quickly pulled down by a relatively low resistance (1 k Ω). The hiccup latch also enables a small current sink connected to the soft start pin (I_{SS(HIC)}). This causes the voltage at the soft start pin to slowly ramp downward. When the voltage at the soft start pin decays to a low enough level (V_{SS(RST)}, 200 mV (typ)), the hiccup latch is cleared and the small current sink turned off. At that instant, the soft start pin will begin to source current (I_{SS(SU)}) and the voltage at the soft start pin will ramp upward. This marks the beginning of a new, normal soft start cycle as described earlier. (Note: OCP is the only fault that results in hiccup mode that is ignored when V_{SS} < 2.3 V.)

When the voltage at the soft start pin exceeds the soft start offset (typically 400 mV), the error amplifier forces the voltage at the COMP pin to quickly slew upward and PWM switching will resume. If the short circuit at the regulator output remains, another hiccup cycle will occur. Hiccups will repeat until the short circuit is removed or the regulator is disabled. If the short circuit is removed, the ARG81801 will soft start normally and the output voltage will automatically recover to the target level, as shown in Figure 9.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output




Figure 9: Hiccup Mode Operation and Recovery to $V_{OUT} = 3.3 \text{ V}$, $I_{OUT} = 1.6 \text{ A}$

BOOT CAPACITOR PROTECTION

The ARG81801 monitors the voltage across the BOOT capacitor to detect if the capacitor is missing or short-circuited. If the BOOT capacitor is missing, the regulator will enter hiccup mode after 7 PWM cycles. If the BOOT capacitor is short-circuited, the regulator will enter hiccup mode after 120 PWM cycles, provided there is no $V_{\rm OUT}$ overvoltage detection. At no load or very light loads, the boot charging circuit will increase the output voltage (via the output inductor) and cause an overvoltage condition to be detected if $V_{\rm IN}$ > $V_{\rm OUT}$ + 5.7 V.

For a boot fault, hiccup mode will operate virtually the same as described previously for an output short circuit fault (OCP) with the soft start pin ramping up and down as a timer to initiate repeated soft start attempts. Boot faults are a non-latched condition, so the ARG81801 will automatically recover when the fault is corrected.

ASYNCHRONOUS DIODE PROTECTION

If the asynchronous diode (D1 in the Typical Applications schematics) is missing or damaged (open), the SW pin will be subject to unusually high negative voltages. These negative voltages may cause the ARG81801 to malfunction and could lead to damage.

The ARG81801 includes protection circuitry to detect when the asynchronous diode is missing. If the SW pin is below typically –1.25 V for more than 50 ns, the ARG81801 will enter hiccup mode after detecting one missing diode fault. Also, if the asyn-

chronous diode is short-circuited, the ARG81801 will experience extremely high currents in the high-side MOSFET. If this occurs, the ARG81801 will enter hiccup mode after detecting one short-circuited diode fault.

OVERVOLTAGE PROTECTION (OVP)

The ARG81801 provides a basic level of overvoltage protection by monitoring the voltage level at the FB pin. Two overvoltage conditions can be detected:

- The FB pin is disconnected from its feedback resistor divider. In this case, a tiny internal current source forces the voltage at the FB pin to rise. When the voltage at the FB pin exceeds the overvoltage threshold (V_{OUT(OV)}, 880 mV (typ)), PWM switching will stop and POK will be pulled low.
- A higher, external voltage supply is accidently shorted to the ARG81801's output. V_{FB} will probably rise above the overvoltage threshold and be detected as an overvoltage condition. In this case, the low-side MOSFET will continue to operate and can correct the OVP condition, provided that only a few milliamperes of pull-down current are required.

In either case, if the condition causing the overvoltage is corrected, the regulator will automatically recover.

PIN-TO-GROUND AND PIN-TO-PIN SHORT PROTECTIONS

The ARG81801 is designed to satisfy the most demanding automotive applications. For example, the ARG81801 has been carefully designed from the very beginning to withstand a short circuit to ground at each pin without suffering damage.

In addition, care was taken when defining the ARG81801 pin-out to optimize protection against pin-to-pin adjacent short circuits. For example, logic pins and high voltage pins are separated as much as possible. Inevitably, some low voltage pins are located adjacent to high voltage pins, but in these instances the low voltage pins are designed to withstand increased voltages, with clamps and/or series input resistance, to prevent damage to the ARG81801.

THERMAL SHUTDOWN (TSD)

The ARG81801 monitors junction temperature and will stop PWM switching and pull POK low if it becomes too hot. Also, to prepare for a restart, the soft start and COMP pins will be pulled low until $V_{\rm SS} < V_{\rm SS(RST)}$. TSD is a non-latched fault, so the ARG81801 will automatically recover if the junction temperature decreases by approximately 20°C.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

Table 1: Summary of ARG81801 Fault Modes and Operation

		During Fault (Counting, before	Hiccup Mode				
Fault Mode	V _{SS}	V _{COMP}	High-Side MOFSET	Low-Side MOFSET	BOOT Charging	POK State	Latched?	Reset Condition
Output overcurrent, V _{FB} < 200 mV	Hiccup, after 120 OCP faults	Clamped for I _{LIM} , then pulled low for hiccup	f_{OSC} / 4 due to V_{FB} < 200 mV, responds to V_{COMP}	Can be activated if V _{BOOT} is too low	Not affected	Depends on V _{OUT}	No	Automatic, after remove the short
Output overcurrent, V _{FB} > 400 mV	Hiccup, after 120 OCP faults	Clamped for I _{LIM} , then pulled low for hiccup	f_{OSC} / 4 due to V_{FB} > 400 mV, responds to V_{COMP}	Can be activated if V _{BOOT} is too low	Not affected	Depends on V _{OUT}	No	Automatic, after decrease load current
Boot capacitor open/missing (BOOT _{OV})	Hiccup, after 7 BOOT _{OV} faults	Pulled low for hiccup	Forced off when BOOT _{OV} fault occurs	Forced off when BOOT fault occurs	Off after BOOT fault occurs	Depends on V _{OUT}	No	Automatic, after replace capacitor
Boot capacitor shorted (BOOT _{UV})	Hiccup, after 120 BOOT _{UV} faults	Not affected, pulled low for hiccup	Forced off when BOOT _{UV} fault occurs	Forced off only during hiccup	Off only during hiccup	Depends on V _{OUT}	No	Automatic, after unshort capacitor
Asynchronous diode missing	Hiccup after 1 fault	Pulled low for hiccup	Forced off after 1 fault	Can be activated if V _{BOOT} is too low	Not affected	Depends on V _{OUT}	No	Automatic, after install diode
Asynchronous diode (or SW) hard short to ground	Hiccup after 1 fault	Pulled low for hiccup	Forced off after 1 fault	Can be activated if V _{BOOT} is too low	Not affected	Depends on V _{OUT}	No	Automatic, after remove the short
Asynchronous diode (or SW) soft short to ground	Hiccup, after 120 OCP faults	Clamped for I _{LIM} , then pulled low for hiccup	Active, responds to V _{COMP}	Can be activated if V _{BOOT} is too low	Not affected	Depends on V _{OUT}	No	Automatic, after remove the short
FB pin open (FB floats high)	Begins to ramp up for soft start	Transitions low via loop response	Forced off by low V _{COMP}	Active during t _{OFF(MIN)}	Off when V _{FB} is too high	Pulled low when V _{FB} is too high	No	Automatic, after connect FB pin
Output overvoltage (V _{FB} > 880 mV)	Not affected	Transitions low via loop response	Forced off by low V _{COMP}	Active during t _{OFF(MIN)}	Off when V _{FB} is too high	Pulled low when V _{FB} is too high	No	Automatic, after V _{FB} returns to normal range
Output undervoltage (V _{FB} < 740 mV)	Not affected	Transitions high via loop response	Active, responds to V _{COMP}	Can be activated if V _{BOOT} is too low	Not affected	Pulled low when V _{FB} is too low	No	Automatic, after V _{FB} returns to normal range
Thermal shutdown	Pulled low and latched until V _{SS} < V _{SS(RST)}	Pulled low and latched until V _{SS} < V _{SS(RST)}	Forced off by low V _{COMP}	Disabled	Off	Pulled low	No	Automatic, after part cools down






Figure 10: Operation with SLEEP = 1



APPLICATION INFORMATION

Design and Component Selection

SETTING THE OUTPUT VOLTAGE (VOUT)

The output voltage of the regulator is determined by connecting a resistor divider from the output node (V_{OUT}) to the FB pin as shown in Figure 11. If the parallel combination (R_{FB1} // R_{FB2}) is too high, then the regulator may be susceptible to noise coupling onto the FB pin. Allegro recommends a parallel combination in the range 1 to 4 k Ω .




Figure 11: Connecting a Feedback Resistor Divider to Set the Output Voltage

The feedback resistors must satisfy the ratio shown in the following equation to produce the target output voltage, V_{OUT} :

$$\frac{R_{\text{FB1}}}{R_{\text{FB2}}} = \left(\frac{V_{\text{OUT}}}{0.8 \text{ (V)}} - 1\right) \tag{1}$$

PWM BASE SWITCHING FREQUENCY (f_{OSC} , R_{FSET})

The PWM base switching frequency, f_{OSC} , is set by connecting a resistor from the FSET pin to ground. Figure 12 is a graph showing the relationship between the typical switching frequency and the FSET resistor.

For a given base frequency (f_{OSC}), the FSET resistor can be calculated as follows:

$$R_{\text{FSET}} = \left(\frac{26385}{f_{\text{OSC}}} - 2.75\right)$$
 (2)

where f_{OSC} is in kHz and R_{FSET} is in k Ω .

When the PWM base switching frequency is chosen, the designer should be aware of the minimum controllable on-time, $t_{\rm ON(MIN)}$ of the ARG81801. If the system required on-time is less than the ARG81801 minimum controllable on-time, switch node jitter occurs and the output voltage will have increased ripple or oscillations.




Figure 12: PWM Switching Frequency versus R_{FSFT}

The PWM base switching frequency required should be calculated as follows:

$$f_{\text{OSC}} < \frac{V_{\text{OUT}}}{t_{\text{ON(MIN)}} \times V_{\text{IN(MAX)}}}$$
 (3)

where

V_{OUT} is the output voltage,

 $t_{\mbox{ON(MIN)}}$ is the minimum controllable on-time, and

 $V_{IN(MAX)}$ is the maximum required operational input voltage (not the peak surge voltage, i.e. load dump voltage).

If the ARG81801 synchronization function is employed, then the base switching frequency should be chosen such that jitter will not result at the maximum synchronized switching frequency, determined from equation 4:

$$f_{\rm OSC} < 0.66 \times \frac{V_{\rm OUT}}{t_{\rm ON(MIN)} \times V_{\rm IN(MAX)}}$$
 (4)



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

OUTPUT INDUCTOR (Lo)

For a peak current mode regulator, it is common knowledge that without adequate slope compensation, the system will become unstable when the duty cycle is near or above 50%. However, the slope compensation in the ARG81801 is a fixed value (S_E). Therefore, it is important to calculate an inductor value such that the falling slope of the inductor current (S_F) will work well with the ARG81801 slope compensation. The following equation can be used to calculate a range of values for the output inductor based on the well-known approach of providing slope compensation that matches 50% to 100% of the falling slope of the inductor current:

$$\left(\frac{V_{\text{OUT}} + V_{\text{F}}}{2 \times S_{\text{E}}}\right) \le L_{\text{O}} \le \left(\frac{V_{\text{OUT}} + V_{\text{F}}}{S_{\text{E}}}\right)$$
(5)

where V_F is the forward voltage of the asynchronous diode, and L_O is in μH .

In equation 5, the slope compensation (S_E) is a function of switching frequency according the following:

$$S_E = 0.253 \times f^2_{OSC} + 0.726 \times f_{OSC} + 0.021 \tag{6}$$

where S_E is in A/ μ s and f_{OSC} is in MHz.

More recently, Dr. Raymond Ridley presented a formula to calculate the amount of slope compensation required to critically damp the double poles at half the PWM switching frequency:

$$L_{\rm o} \ge \frac{V_{\rm out} + V_{\rm F}}{S_{\rm E}} \left(1 - \frac{0.18}{D} \right)$$

$$= \frac{V_{\rm out} + V_{\rm F}}{S_{\rm E}} \left(1 - 0.18 \times \frac{(V_{\rm IN(MIN)} + V_{\rm F})}{V_{\rm out} + V_{\rm F}} \right)$$
(7)

This formula allows the inclusion of the duty cycle (D), which should be calculated at the minimum input voltage to ensure optimal stability. Also, to avoid dropout (that is, saturation of the buck regulator), $V_{IN(MIN)}$ must be approximately 1 to 1.5 V above V_{OUT} when calculating the inductor value.

If equations 5 or 7 yield an inductor value that is not a standard value, then the next highest available value should be used. The final inductor value should allow for 10% to 20% of initial tolerance and 20% to 30% of inductor saturation.

The saturation current of the inductor should be higher than the peak current capability of the ARG81801. Ideally, for output short circuit conditions, the inductor should not saturate given the highest pulse-by-pulse current limit at minimum duty cycle

 $(I_{LIM(TON,MIN)})$, 6.1 A_{MAX} . This may be too costly. At the very least, the inductor should not saturate at the peak operating current according to the following equation:

$$I_{\text{PEAK}} = 6.1 - \frac{S_{\text{E}} \times (V_{\text{OUT}} + V_{\text{F}})}{1.15 \times f_{\text{OSC}} \times (V_{\text{IN(max)}} + V_{\text{F}})}$$
(8)

where $V_{IN(MAX)}$ is the maximum continuous input voltage, such as 18 V (not a surge voltage, such as 40 V).

Starting with equation 8, and subtracting half of the inductor ripple current, provides an interesting equation to predict the typical DC load capability of the regulator at a given duty cycle (D):

$$I_{\text{OUT(DC)}} = 6.1 - \frac{S_{\text{E}} \times D}{f_{\text{OSC}}} - \frac{V_{\text{OUT}} \times (1 - D)}{2 \times f_{\text{OSC}} \times L_{\text{O}}}$$
(9)

After an inductor is chosen, it should be tested during output short circuit conditions. The inductor current should be monitored using a current probe. A good design would ensure neither the inductor nor the regulator are damaged when the output is shorted to ground at maximum input voltage and the highest expected ambient temperature.

OUTPUT CAPACITORS

The output capacitors filter the output voltage to provide an acceptable level of ripple voltage and they store energy to help maintain voltage regulation during a load transient. The voltage rating of the output capacitors must support the output voltage with sufficient design margin.

The output voltage ripple (ΔV_{OUT}) is a function of the output capacitor parameters: C_{OUT} , ESR_{COUT} , and ESL_{COUT} :

$$\Delta V_{\rm OUT} = \Delta I_{\rm L} \times ESR_{\rm COUT}$$

$$+ \frac{V_{\rm IN} - V_{\rm OUT}}{L_{\rm O}} \times ESL_{\rm COUT}$$

$$+ \frac{\Delta I_{\rm L}}{8 \times f_{\rm SW} \times C_{\rm OUT}}$$
(10)

The type of output capacitors will determine which terms of equation 10 are dominant. For ceramic output capacitors, the ESR_{COUT} and ESL_{COUT} are virtually zero, so the output voltage ripple will be dominated by the third term of equation 11:

$$\Delta V_{\rm OUT} = \frac{\Delta I_{\rm L}}{8 \times f_{\rm SW} \times C_{\rm OUT}} \tag{11}$$



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

To reduce the voltage ripple of a design using ceramic output capacitors, simply increase the total capacitance, reduce the inductor current ripple (that is, increase the inductor value), or increase the switching frequency.

For electrolytic output capacitors, the value of capacitance will be relatively high, so the third term in equation 10 will be very small. The output voltage ripple will be determined primarily by the first two terms of equation 10:

$$\Delta V_{\rm OUT} = \Delta I_{\rm L} \times ESR_{\rm COUT} \\ + \frac{V_{\rm IN} - V_{\rm OUT}}{L_{\rm O}} \times ESL_{\rm COUT}$$
 (12)

To reduce the voltage ripple of a design using electrolytic output capacitors, simply decrease the equivalent $\mathrm{ESR}_{\mathrm{CO}}$ and $\mathrm{ESL}_{\mathrm{CO}}$ by using a high(er) quality capacitor, or add more capacitors in parallel, or reduce the inductor current ripple (that is, increase the inductor value).

The ESR of some electrolytic capacitors can be quite high so Allegro recommends choosing a quality capacitor for which the ESR or the total impedance is clearly documented in the datasheet. Also, the ESR of electrolytic capacitors usually increases significantly at cold ambients, as much as $10\times$, which increases the output voltage ripple and, in most cases, reduces the stability of the system.

The transient response of the regulator depends on the quantity and type of output capacitors. In general, minimizing the ESR of the output capacitance will result in a better transient response. The ESR can be minimized by simply adding more capacitors in parallel or by using higher quality capacitors. At the instant of a fast load transient (di/dt), the output voltage will change by the amount:

$$\Delta V_{\rm OUT} = \Delta I_{\rm LOAD} \times \textit{ESR}_{\rm COUT} + \frac{di}{dt} \times \textit{ESL}_{\rm COUT}$$
 (13)

After the load transient occurs, the output voltage will deviate from its nominal value for a short time. This time will depend on the system bandwidth, the output inductor value, and output capacitance. Eventually, the error amplifier will bring the output voltage back to its nominal value.

The speed at which the error amplifier brings the output voltage back to its setpoint depends mainly on the closed-loop bandwidth of the system. A higher bandwidth usually results in a shorter time to return to the nominal voltage. However, with a higher bandwidth system, it may be more difficult to obtain acceptable gain and phase margins. Selection of the compensation components $(R_Z, C_Z, \text{ and } C_P)$ are discussed in more detail in the Compensation Components section of this datasheet.

INPUT CAPACITORS

Three factors should be considered when choosing the input capacitors. First, they must be chosen to support the maximum expected input surge voltage with adequate design margin. Second, the capacitor rms current rating must be higher than the expected rms input current to the regulator. Third, they must have enough capacitance and a low enough ESR to limit the input voltage dV/dt to something much less than the hysteresis of the VIN pin UVLO circuitry (V_{INUV(HYS)}, nominally 400 mV for the ARG81801), at maximum loading and minimum input voltage.

The input capacitors must deliver the rms current according to:

$$I_{\rm rms} = I_{\rm OUT} \sqrt{D \times (1-D)} \tag{14}$$

where the duty cycle is:

$$D \approx (V_{OUT} + V_{F}) / (V_{IN} + V_{F})$$
 (15)

and V_F is the forward voltage of the asynchronous diode, D1.

Figure 13 shows the normalized input capacitor rms current versus duty cycle. To use this graph, simply find the operational duty cycle (D) on the x-axis and determine the input/output current multiplier on the y-axis. For example, at a 20% duty cycle, the input/output current multiplier is 0.40. Therefore, if the regulator is delivering 3.0 A of steady-state load current, the input capacitor(s) must support 0.40×3.0 A, or 1.2 A_{rms} .




Figure 13: Input Capacitor Ripple versus Duty Cycle



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

The input capacitor(s) must limit the voltage deviations at the VIN pin to something significantly less than the ARG81801 UVLO hysteresis during maximum load and minimum input voltage. The minimum input capacitance can be calculated as follows:

$$C_{\rm IN} \geq \frac{I_{\rm OUT} \times D \times (1-D)}{0.85 \times f_{\rm OSC} \times \Delta V_{\rm IN(MIN)}} \tag{16}$$

where $\Delta V_{IN(MIN)}$ is chosen to be much less than the hysteresis of the VIN pin UVLO comparator ($\Delta V_{IN(MIN)} \leq 150$ mV is recommended).

The D × (1-D) term in equation 16 has an absolute maximum value of 0.25 at 50% duty cycle. So, for example, a very conservative design, based on: I_{OUT} = 3.0 A, f_{OSC} = 85% of 425 kHz, D × (1-D) = 0.25, and ΔV_{IN} = 150 mV, yields:

$$C_{\text{IN}} \ge \frac{3.0 \text{ (A)} \times 0.25}{361 \text{ (kHz)} \times 150 \text{ (mV)}} = 13.8 \text{ } \mu\text{F}$$

A good design should consider the DC bias effect on a ceramic capacitor: as the applied voltage approaches the rated value, the capacitance value decreases. This effect is very pronounced with the Y5V and Z5U temperature characteristic devices (as much as 90% reduction) so these types should be avoided. The X5R and X7R type capacitors should be the primary choices due to their stability versus both DC bias and temperature.

For all ceramic capacitors, the DC bias effect is even more pronounced on smaller sizes of device case, so a good design uses the largest affordable case size (such as 1206 or 1210). Also, it is advisable to select input capacitors with plenty of design margin in the voltage rating to accommodate the worst case transient input voltage (such as a load dump as high as 40 V for automotive applications).

ASYNCHRONOUS DIODE (D1)

There are three requirements for the asynchronous diode. First, the asynchronous diode must be able to withstand the regulator input voltage when the high-side MOSFET is on. Therefore, one should choose a diode with a reverse voltage rating (V_R) higher than the maximum expected input voltage (that is, the surge voltage).

Second, the forward voltage of the diode (V_F) should be minimized or the regulator efficiency suffers. Also if V_F is too high, the ARG81801 missing diode protection function could be falsely activated. A Schottky-type diode that can maintain a very low V_F when the regulator output is shorted to ground—at the coldest ambient temperature—is highly recommended.

Third, the asynchronous diode must conduct the output current when the high-side MOSFET is turned off. Therefore, the average forward current rating of this diode $(I_{F(AVG)})$ must be high enough to deliver the load current according to:

$$I_{\text{F(AVG)}} \ge I_{\text{OUT(MAX)}} \left(1 - D_{\text{MIN}} \right)$$
 (17)

where $D_{MIN} = \left(V_{OUT} + V_F\right) / \left(V_{IN(MAX)} + V_F\right)$, $V_{IN(MAX)}$ is the maximum required operational input voltage (not the peak surge voltage), and $I_{OUT(MAX)}$ is the maximum continuous ouput current of the regulator.

BOOTSTRAP CAPACITOR

A bootstrap capacitor must be connected between the BOOT and SW pins to provide the floating gate drive to the high-side MOS-FET. Usually, 47 nF is an adequate value. This capacitor should be a high-quality ceramic capacitor, such as an X5R or X7R, with a voltage rating of at least 16 V.

The ARG81801 incorporates a 10 Ω low-side MOSFET to ensure that the bootstrap capacitor is always charged, even when the regulator is lightly loaded or pre-biased.

SOFT START AND HICCUP MODE TIMING (CSS)

The soft start time of the ARG81801 is determined by the value of the capacitance at the soft start pin, C_{SS} . When the ARG81801 is enabled, the voltage at the soft start pin starts from 0 V and is charged by the soft start current, $I_{SS(SU)}$. However, PWM switching does not begin instantly because the voltage at the soft start pin must rise above 400 mV. The soft start delay $(t_{d(SS)})$ can be calculated as:

$$t_{\rm d(SS)} = C_{\rm SS} \times \left(\frac{400 \text{ (mV)}}{I_{\rm SS(SU)}}\right) \tag{18}$$

If the ARG81801 is starting with a very heavy load, a very fast soft start time may cause the regulator to exceed the pulse-by-pulse overcurrent threshold. This occurs because the total of the full load current, the inductor ripple current, and the additional current required to charge the output capacitors,

$$I_{CO} = C_{OUT} \times V_{OUT} / t_{SS}$$
 (19)

is higher than the pulse-by-pulse current threshold, as shown in Figure 14. This phenomenon is more pronounced when using high value electrolytic-type output capacitors.

To avoid prematurely triggering hiccup mode, the soft start capacitor, C_{SS} , should be calculated according to:



$$C_{\rm SS} \ge \frac{I_{\rm SS(SU)} \times V_{\rm OUT} \times C_{\rm OUT}}{0.8 \, (\text{V}) \times I_{\rm CO}}$$
 (20)

where V_{OUT} is the output voltage, C_{OUT} is the output capacitance, I_{CO} is the amount of current allowed to charge the output capacitance during soft start (recommended: $0.1~A < I_{CO} < 0.3~A$). Higher values of I_{CO} result in faster soft start times. However, lower values of I_{CO} ensure that hiccup mode is not falsely triggered. Allegro recommends starting the design with an I_{CO} of 0.1~A and increasing it only if the soft start time is too slow. If a non-standard capacitor value for C_{SS} is calculated, the next larger value should be used.

The output voltage ramp time, t_{SS}, can be calculated by using either of the following methods:

$$t_{\rm SS} = V_{\rm OUT} \times \frac{C_{\rm OUT}}{I_{\rm CO}}$$
 or
$$t_{\rm SS} = 0.8 \text{ (V)} \times \frac{C_{\rm SS}}{I_{\rm SS(SU)}} \tag{21}$$

When the ARG81801 is in hiccup mode, the soft start capacitor is used as a timing capacitor and sets the hiccup period. The soft start pin charges the soft start capacitor with $\rm I_{SS(SU)}$ during a startup attempt and discharges the same capacitor with $\rm I_{SS(HIC)}$ between startup attempts. Because the ratio $\rm I_{SS(SU)}$ / $\rm I_{SS(HIC)}$ is approximately 4:1, the time between hiccups will be about four times as long as the startup time. Therefore, the effective duty cycle of the ARG81801 will be very low and the junction temperature will be kept low.




Figure 14: Output Capacitor Current (I_{CO}) During Startup

COMPENSATION COMPONENTS (R_Z , C_Z , AND C_P)

The ARG81801 employs current-mode control for easy compensation and fast transient response. The system stability and transient response are controlled through the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. A series capacitor-resistor combination sets a pole-zero pair to control the characteristics of the control system. The DC voltage gain, A_{VDC}, of the complete feedback loop is given by:

$$A_{\rm VDC} = R_{\rm L} \times g m_{\rm POWER} \times A_{\rm VOL} \times \frac{V_{\rm FB}}{V_{\rm OUT}}$$
 (22)

where R_L is the load resistance in Ω (V_{OUT}/I_{OUT}), gm_{POWER} is the COMP to SW current gain (4.0 A/V), and A_{VOL} is the error amplifier voltage gain (65 dB, or 1778 V/V).

The system has two noteworthy poles at low frequency. One is due to the compensation capacitor (C_Z) and the error amplifier output resistance, the other is due to the output capacitor (C_{OUT}) and the load resistance. These poles are located at:

$$f_{PI} = \frac{1}{2\pi \times C_{Z} \times R_{O}} = \frac{gm}{2\pi \times C_{Z} \times A_{VOL}}$$
(23)

$$f_{\rm P2} = \frac{1}{2\pi \times C_{\rm OUT} \times R_{\rm L}} \tag{24}$$

where gm is the error amplifier transconductance, 750 μ A/V.

The system has one noteworthy zero. This is due to the compensation capacitor (C_Z) and the compensation resistor (R_Z) . This zero is located at:

$$f_{Z1} = \frac{1}{2\pi \times R_Z \times C_Z} \tag{25}$$

A third, high frequency pole is set by the compensation capacitor (C_P) and the compensation resistor (R_Z) . This pole is located at:

$$f_{\rm P3} = \frac{1}{2\pi \times C_{\rm P} \times R_{\rm Z}} \tag{26}$$

With ceramic output capacitors, f_{P3} should be set to limit the high frequency gain of the loop by placing a pole $5 \times$ to $10 \times$ higher than the 0 dB crossover frequency. Limiting the high frequency gain of the loop usually helps reduce pulse width jitter.

The goal of compensation design is to shape the converter transfer function to obtain a desired loop gain. The system crossover frequency (f_C) where the feedback loop has unity gain is important. Lower crossover frequencies result in slower load and line transient responses, while higher crossover frequencies could



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

cause the system to be unstable. A good rule of thumb is to set the crossover frequency of a 2 MHz regulator below 100 kHz. For a 400 kHz regulator, the crossover frequency should be set below $50 \, \text{kHz}$.

The following procedure can be used to calculate the compensation components.

1. Calculate the compensation resistor (R_Z) to set the desired crossover frequency (f_C) using the following formula:

$$R_Z = \frac{2\pi \times C_{\text{OUT}} \times f_{\text{C}}}{gm \times gm_{\text{POWER}}} \times \frac{V_{\text{OUT}}}{V_{\text{FB}}}$$
(27)

2. Choose the compensation capacitor (C_Z) to achieve the desired phase margin. For most applications, setting the compensation zero (f_{Z1}) below one-fourth of the crossover frequency provides sufficient phase margin. Determine the C_Z value by the following equation:

$$C_Z \ge \frac{4}{2\pi \times R_Z \times f_C} \tag{28}$$

To maximize stability (that is, to have the greatest phase margin), use a higher value of C_Z . To optimize transient recovery time, although at the expense of some phase margin, use a lower value of C_Z .

Figure 15 compares the output voltage recovery time due to a 1 A load transient for a system with f_{Z2} at 4.5 kHz with 63° phase margin versus 15 kHz with 51° phase margin. The system with the higher frequency zero has less phase margin but recovers about 3 times faster than the other system.




Figure 15: Transient Recovery Comparison

3. Lastly, set the high frequency pole at $5 \times f_C$ using the following equation:

$$C_{\rm P} = \frac{1}{2\pi \times R_{\rm Z} \times 5 \times f_{\rm C}}$$
 (29)

This should be a good starting value for C_P. Decreasing C_P will improve phase margin slightly, but may result in increased pulse width jitter.

Table 2 lists typical values of compensation components for a high frequency, high output voltage and a low frequency, low output voltage design with recommended output ceramic capacitors and inductors. The output capacitances and bandwidths were chosen to support 0.5 to 3 A load transients at approximately 125 mA/ μ s. As shown in Figure 16a and Figure 16b, the output voltage deviates about $\pm 4\%$ during the load transients and fully recovers in less than 65 μ s. For reduced load transients, the output capacitance can be decreased, but the compensation components must be recalculated to maintain good stability margins.

Table 2: Typical Component Values for 2.5 A Load Steps

V _{OUT} / f _{OSC} (V / kHz)	L _{OUT} (µH)	C _{OUT} (μF)	R _Z (kΩ)	C _Z (nF)	C _P (pF)
5.0 / 2100	3.3	20	20	1.0	15
1.25 / 410	10	188	30.1	0.68	15






Figure 16a: 0.5 to 3 A Load Transient – 12 V_{IN}, 5 V_{OUT}, 2.1 MHz




Figure 16b: 0.5 to 3 A Transient – $12\ V_{IN},\ 1.25\ V_{OUT},\ 410\ kHz$



POWER DISSIPATION AND THERMAL CALCULATIONS

The power dissipated in the ARG81801 is the sum of the power dissipated from the V_{IN} supply current (P_{IN}) , the power dissipated due to the switching of the high-side power MOSFET (P_{SW}) , the power dissipated due to the rms current being conducted by the internal MOSFET (P_{COND}) , and the power dissipated by the internal gate driver $(P_{DRIVERS})$.

The power dissipated from the V_{IN} supply current can be calculated using equation 30, where V_{IN} is the input voltage, I_Q is the input quiesent current drawn by the ARG81801 (nominally 2.5 mA), V_{GS} is the MOSFET gate drive voltage (typically 5 V), Q_G is the internal MOSFET gate charge (approximately 2.5 nC), and f_{OSC} is the PWM switching frequency.

$$P_{IN} = V_{IN} \times I_O + (V_{IN} - V_{GS}) \times Q_G \times f_{OSC}$$
 (30)

The power dissipated by the internal high-side MOSFET during PWM switching can be calculated using Equation 31, where $V_{\rm IN}$ is the input voltage, $I_{\rm OUT}$ is the regulator output current, $f_{\rm OSC}$ is the PWM switching frequency, and $t_{\rm r}$ and $t_{\rm f}$ are the rise and fall times measured at the SW node. The exact rise and fall times at the SW node will depend on the external components and PCB layout, so each design should be measured at full load. Approximate values for both $t_{\rm r}$ and $t_{\rm f}$ range from 5 to 10 ns.

$$P_{\rm SW} = \frac{V_{\rm IN} \times I_{\rm OUT} \times (t_{\rm r} + t_{\rm f}) \times f_{\rm SW}}{2} \tag{31}$$

The power dissipated by the internal high-side MOSFET while it is conducting can be calculated using equation 32, where I_{OUT} is the regulator output current, ΔI_L is the peak-to-peak inductor ripple current, $R_{DS(on)}$ is the on resistance of the high-side MOSFET, and V_F is the forward voltage of the asynchronous diode,

$$P_{\text{COND}} = I_{\text{rms(FET)}}^{2} \times R_{\text{DS(on)}}$$

$$= \left(\frac{V_{\text{OUT}} + V_{\text{F}}}{V_{\text{IN}} + V_{\text{F}}}\right) \times \left(I_{\text{OUT}}^{2} + \frac{\Delta I_{\text{L}}^{2}}{12}\right) \times R_{\text{DS(on)}}$$
(32)

The $R_{DS(on)}$ of the high-side MOSFET will have some initial tolerance plus an increase from self-heating and elevated ambient temperatures. A conservative design should accommodate an $R_{DS(on)}$ with at least a 15% initial tolerance plus 0.39%/°C increase due to temperature.

The power dissipated by the internal gate driver can be calculated using equation 33, where V_{GS} is the gate drive voltage (typically 5 V), Q_G is the gate charge to drive the internal MOSFET to $V_{GS} = 5$ V (about 2.5 nC), and f_{OSC} is the PWM switching frequency:

$$P_{DRIVER} = Q_G \times V_{GS} \times f_{OSC} \tag{33}$$

Finally, the total power dissipated by the ARG81801 (P_{TOTAL}) is the sum of the previous equations,

$$P_{TOTAL} = P_{IN} + P_{SW} + P_{COND} + P_{DRIVER}$$
 (34)

The average junction temperature can be calculated with the equation 35, where P_{TOTAL} is the total power dissipated from equation 34, $R_{\theta JA}$ is the junction-to-ambient thermal resistance (37°C/W on a 4-layer PCB), and T_A is the ambient temperature,

$$T_{I} = P_{TOTAI} + R_{\theta IA} + T_{A} \tag{35}$$

The maximum junction temperature will be dependent on how efficiently heat can be transferred from the PCB to ambient air. It is critical that the thermal pad on the bottom of the IC should be connected to a at least one ground plane using multiple vias.

As with any regulator, there are limits to the amount of heat that can be dissipated before risking thermal shutdown. There are tradeoffs between ambient operating temperature, input voltage, output voltage, output current, switching frequency, PCB thermal resistance, airflow, and other nearby heat sources. Even a small amount of airflow will reduce the junction temperature considerably.



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

PCB COMPONENT PLACEMENT AND ROUTING

A good PCB layout is critical if the ARG81801 is to provide clean, stable output voltages. Follow these guidelines to insure a good PCB layout. Figure 17 shows a typical buck converter schematic with the critical power paths/loops. Figure 18 shows an example PCB component placement and routing with the same critical power paths/loops as shown in the schematic.

- By far, the highest di/dt in the asynchronous buck regulator occurs at the instant the high-side MOSFET turns on and the capacitance of the asynchronous Schottky diode is quickly charged to V_{IN}. The ceramic input capacitors must deliver this fast, short pulse of current. Therefore the loop, from the ceramic input capacitors through the high-side MOSFET and into the asynchronous diode to ground, must be minimized. Ideally these components are all connected using only the top metal layer (that is, do not use vias to other power/signal layers).
- 2. When the upper FET is off, free-wheeling current flows from ground, through the asynchronous diode, into the load via the output inductor, and back to ground. This loop should be minimized and have relatively wide traces.
- When the high-side MOSFET is on, current flows from the input supply and capacitors, through the high-side MOSFET, into the load via the output inductor, and back to ground. This loop should be minimized and have relatively wide traces.
- 4. The voltage on the SW node transitions from 0 V to $V_{\rm IN}$ very quickly and is the root cause of many noise issues. It is best to place the asynchronous diode and output inductor close to the ARG81801 to minimize the size of the SW polygon. Also, keep low-level analog signals (like FB and COMP) away from the SW polygon.

- 5. Place the feedback resistor divider (R_{FB1} and R_{FB2}) very close to the FB pin. Ground this resistor divider as close as possible to the ARG81801.
- 6. To have the highest output voltage accuracy, the output voltage sense trace (from V_{OUT} to R_{FB1}) should be connected as close as possible to the load.
- 7. Place the compensation components (R_Z, C_Z, and C_P) as close as possible to the COMP pin. Place vias to the GND plane as close as possible to these components.
- 8. Place the bootstrap capacitor (CBOOT) near the BOOT pin and keep the routing from this capacitor to the SW polygon as short as possible.
- When connecting the input and output ceramic capacitors, use multiple vias to GND and place the vias as close as possible to the pads of the components.
- 10. To minimize PCB losses and improve system efficiency, the input and output traces should be as wide as possible and be duplicated on multiple layers, if possible.
- 11. The thermal pad under the ARG81801 must connect to the GND plane using multiple vias. More vias will ensure the lowest junction temperature and highest efficiency.
- 12. EMI/EMC issues are always a concern. Allegro strongly recommends having component locations for an RC snubber from SW to ground. The resistor should be 1206 size and connect directly to the ground plane to aid thermal dissipation.






Figure 17: Buck Regulator Circuit with Critical Paths/Loops Shown

"Hot Loop" (Blue): To minimize radiated emissions (RE), the loop area from $C_{\rm IN}$, through the high-side MOSFET (M1), asynchronous diode ($D_{\rm OUT}$), to ground directly at $C_{\rm IN}$ must be minimized. These components should be placed on the same side of the PCB—this loop should not use vias to make the connections.




Figure 18: Recommended Component Placement and Routing

The area of the Hot Loop, shown in blue, must be minimized.



PACKAGE OUTLINE DRAWING

For Reference Only — Not for Tooling Use
(Reference JEDEC MO-220WGGD)
Dimensions in millimeters — NOT TO SCALE Exact case and lead configuration at supplier discretion within limits shown




Figure 19: Package ES, 24-pin wettable flank QFN with exposed thermal pad



Wide Input Voltage, 2.4 MHz, 3.0 A Asynchronous Buck Regulator with Sleep Mode, External Synchronization, and POK Output

Revision History

Number	Date	Description
_	February 2, 2018	Initial release
1	March 20, 2018	Minor editorial updates
2	February 11, 2019	Minor editorial updates
3	February 20, 2020	Minor editorial updates

Copyright 2020, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

