


### Features

- ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ◆ High-speed access
  - Commercial: 10/12/15ns (max.)
  - Industrial: 12ns (max.)
- ◆ Dual chip enables allow for depth expansion without external logic
- ◆ IDT70V631 easily expands data bus width to 36 bits or more using the Master/Slave select when cascading more than one device
- ◆  $M/\bar{S} = V_{IH}$  for  $\overline{BUSY}$  output flag on Master,  $M/\bar{S} = V_{IL}$  for  $\overline{BUSY}$  input on Slave
- ◆ Busy and Interrupt Flags
- ◆ On-chip port arbitration logic
- ◆ Full on-chip hardware support of semaphore signaling between ports
- ◆ Fully asynchronous operation from either port
- ◆ Separate byte controls for multiplexed bus and bus matching compatibility
- ◆ Supports JTAG features compliant to IEEE 1149.1
  - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package.
- ◆ LVTTTL-compatible, single 3.3V ( $\pm 150mV$ ) power supply for core
- ◆ LVTTTL-compatible, selectable 3.3V ( $\pm 150mV$ )/2.5V ( $\pm 100mV$ ) power supply for I/Os and control signals on each port
- ◆ Available in a 128-pin Thin Quad Flatpack, 208-ball fine pitch Ball Grid Array, and 256-ball Ball Grid Array
- ◆ Industrial temperature range ( $-40^{\circ}C$  to  $+85^{\circ}C$ ) is available for selected speeds
- ◆ Green parts available, see ordering information

### Functional Block Diagram



#### NOTES:

1.  $\overline{BUSY}$  is an input as a Slave ( $M/\bar{S}=V_{IL}$ ) and an output when it is a Master ( $M/\bar{S}=V_{IH}$ ).
2.  $\overline{BUSY}$  and  $\overline{INT}$  are non-tri-state totem-pole outputs (push-pull).

5622 drw 01

SEPTEMBER 2019

## Description

The IDT70V631 is a high-speed 256K x 18 Asynchronous Dual-Port Static RAM. The IDT70V631 is designed to be used as a stand-alone 4608K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 36-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 36-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control,

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either  $\overline{CE_0}$  or  $CE_1$ ) permit the on-chip circuitry of each port to enter a very low standby power mode.

The 70V631 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controlled by the OPT pins. The power supply for the core of the device ( $V_{DD}$ ) remains at 3.3V.

## Pin Configurations<sup>(1,2,3,4)</sup>


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17																																																																																		
A	I/O <sub>9L</sub>	NC	V <sub>SS</sub>	TDO	NC	A <sub>16L</sub>	A <sub>12L</sub>	A <sub>8L</sub>	NC	V <sub>DD</sub>	$\overline{SEM}_L$	$\overline{INT}_L$	A <sub>4L</sub>	A <sub>0L</sub>	OPT <sub>L</sub>	NC	V <sub>SS</sub>	A																																																																																	
B	NC	V <sub>SS</sub>	NC	TDI	A <sub>17L</sub>	A <sub>13L</sub>	A <sub>9L</sub>	NC	$\overline{CE}_{0L}$	V <sub>SS</sub>	$\overline{BUSY}_L$	A <sub>5L</sub>	A <sub>1L</sub>	V <sub>SS</sub>	V <sub>DDQR</sub>	I/O <sub>8L</sub>	NC	B																																																																																	
C	V <sub>DDQL</sub>	I/O <sub>9R</sub>	V <sub>DDQR</sub>	V <sub>DD</sub>	NC	A <sub>14L</sub>	A <sub>10L</sub>	$\overline{UB}_L$	CE <sub>1L</sub>	V <sub>SS</sub>	$\overline{RW}_L$	A <sub>6L</sub>	A <sub>2L</sub>	V <sub>DD</sub>	I/O <sub>8R</sub>	NC	V <sub>SS</sub>	C																																																																																	
D	NC	V <sub>SS</sub>	I/O <sub>10L</sub>	NC	A <sub>15L</sub>	A <sub>11L</sub>	A <sub>7L</sub>	$\overline{LB}_L$	V <sub>DD</sub>	$\overline{OE}_L$	NC	A <sub>3L</sub>	V <sub>DD</sub>	NC	V <sub>DDQL</sub>	I/O <sub>7L</sub>	I/O <sub>7R</sub>	D																																																																																	
E	I/O <sub>11L</sub>	NC	V <sub>DDQR</sub>	I/O <sub>10R</sub>	70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										I/O <sub>6L</sub>	NC	V <sub>SS</sub>	NC	E																																																																																
F	V <sub>DDQL</sub>	I/O <sub>11R</sub>	NC	V <sub>SS</sub>											70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										V <sub>SS</sub>	I/O <sub>6R</sub>	NC	V <sub>DDQR</sub>	F																																																																						
G	NC	V <sub>SS</sub>	I/O <sub>12L</sub>	NC																					70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										NC	V <sub>DDQL</sub>	I/O <sub>5L</sub>	NC	G																																																												
H	V <sub>DD</sub>	NC	V <sub>DDQR</sub>	I/O <sub>12R</sub>																															70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										V <sub>DD</sub>	NC	V <sub>SS</sub>	I/O <sub>5R</sub>	H																																																		
J	V <sub>DDQL</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>																																									70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DDQR</sub>	J																																								
K	I/O <sub>14R</sub>	V <sub>SS</sub>	I/O <sub>13R</sub>	V <sub>SS</sub>																																																			70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										I/O <sub>3R</sub>	V <sub>DDQL</sub>	I/O <sub>4R</sub>	V <sub>SS</sub>	K																														
L	NC	I/O <sub>14L</sub>	V <sub>DDQR</sub>	I/O <sub>13L</sub>																																																													70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										NC	I/O <sub>3L</sub>	V <sub>SS</sub>	I/O <sub>4L</sub>	L																				
M	V <sub>DDQL</sub>	NC	I/O <sub>15R</sub>	V <sub>SS</sub>																																																																							70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										V <sub>SS</sub>	NC	I/O <sub>2R</sub>	V <sub>DDQR</sub>	M										
N	NC	V <sub>SS</sub>	NC	I/O <sub>15L</sub>																																																																																	70V631 BF208 <sup>(5)</sup> BFG208 <sup>(5)</sup> 208-Ball BGA Top View <sup>(6)</sup>										I/O <sub>1R</sub>	V <sub>DDQL</sub>	NC	I/O <sub>2L</sub>	N
P	I/O <sub>16R</sub>	I/O <sub>16L</sub>	V <sub>DDQR</sub>	NC																																																																																											$\overline{TRST}$	A <sub>16R</sub>	A <sub>12R</sub>	A <sub>8R</sub>	NC
R	V <sub>SS</sub>	NC	I/O <sub>17R</sub>	TCK	A <sub>17R</sub>	A <sub>13R</sub>	A <sub>9R</sub>	NC	$\overline{CE}_{0R}$	V <sub>SS</sub>	$\overline{BUSY}_R$	A <sub>5R</sub>	A <sub>1R</sub>	V <sub>SS</sub>																																																																																	V <sub>DDQL</sub>	I/O <sub>0R</sub>	V <sub>DDQR</sub>	R	
T	NC	I/O <sub>17L</sub>	V <sub>DDQL</sub>	TMS	NC	A <sub>14R</sub>	A <sub>10R</sub>	$\overline{UB}_R$	CE <sub>1R</sub>	V <sub>SS</sub>	$\overline{RW}_R$	A <sub>6R</sub>	A <sub>2R</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	T																																																																																	
U	V <sub>SS</sub>	NC	V <sub>DD</sub>	NC	A <sub>15R</sub>	A <sub>11R</sub>	A <sub>7R</sub>	$\overline{LB}_R$	V <sub>DD</sub>	$\overline{OE}_R$	$\overline{M/S}$	A <sub>3R</sub>	A <sub>0R</sub>	V <sub>DD</sub>	OPT <sub>R</sub>	NC	I/O <sub>0L</sub>	U																																																																																	

5622 tbl 02b

### NOTES:

1. All V<sub>DD</sub> pins must be connected to 3.3V power supply.
2. All V<sub>DDQ</sub> pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>IH</sub> (3.3V) and 2.5V if OPT pin for that port is set to V<sub>IL</sub> (0V).
3. All V<sub>SS</sub> pins must be connected to ground.
4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

Pin Configurations<sup>(1,2,3,4,7)</sup> (con't.)



**NOTES:**

1. All V<sub>DD</sub> pins must be connected to 3.3V power supply.
2. All V<sub>DDQ</sub> pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>IH</sub> (3.3V) and 2.5V if OPT pin for that port is set to V<sub>IL</sub> (0V).
3. All V<sub>SS</sub> pins must be connected to ground.
4. Package body is approximately 14mm x 20mm x 1.4mm.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.
7. Due to the restricted number of pins, JTAG is not supported in the PK-128 package.

Pin Configuration<sup>(1,2,3,4)</sup> (con't.)

70V631  
BC256<sup>(5)</sup>  
BCG256<sup>(5)</sup>

256-Pin BGA  
Top View<sup>(6)</sup>

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	A17L	A14L	A11L	A8L	NC	CE <sub>1L</sub>	OE <sub>L</sub>	INT <sub>L</sub>	A5L	A2L	A0L	NC	NC
B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
NC	NC	TDO	NC	A15L	A12L	A9L	UB <sub>L</sub>	CE <sub>0L</sub>	R/W <sub>L</sub>	NC	A4L	A1L	NC	NC	NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
NC	I/O <sub>9L</sub>	VSS	A16L	A13L	A10L	A7L	NC	LB <sub>L</sub>	SEML	BUSYL	A6L	A3L	OPT <sub>L</sub>	NC	I/O <sub>8L</sub>
D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
NC	I/O <sub>9R</sub>	NC	VDD	VDDQL	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	VDD	NC	NC	I/O <sub>8R</sub>
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13	E14	E15	E16
I/O <sub>10R</sub>	I/O <sub>10L</sub>	NC	VDDQL	VDD	VDD	VSS	VSS	VSS	VSS	VDD	VDD	VDDQR	NC	I/O <sub>7L</sub>	I/O <sub>7R</sub>
F1	F2	F3	F4	F5	F6	F7	F8	F9	F10	F11	F12	F13	F14	F15	F16
I/O <sub>11L</sub>	NC	I/O <sub>11R</sub>	VDDQL	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	VDDQR	I/O <sub>6R</sub>	NC	I/O <sub>6L</sub>
G1	G2	G3	G4	G5	G6	G7	G8	G9	G10	G11	G12	G13	G14	G15	G16
NC	NC	I/O <sub>12L</sub>	VDDQR	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQL	I/O <sub>5L</sub>	NC	NC
H1	H2	H3	H4	H5	H6	H7	H8	H9	H10	H11	H12	H13	H14	H15	H16
NC	I/O <sub>12R</sub>	NC	VDDQR	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQL	NC	NC	I/O <sub>5R</sub>
J1	J2	J3	J4	J5	J6	J7	J8	J9	J10	J11	J12	J13	J14	J15	J16
I/O <sub>13L</sub>	I/O <sub>14R</sub>	I/O <sub>13R</sub>	VDDQL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQR	I/O <sub>4R</sub>	I/O <sub>3R</sub>	I/O <sub>4L</sub>
K1	K2	K3	K4	K5	K6	K7	K8	K9	K10	K11	K12	K13	K14	K15	K16
NC	NC	I/O <sub>14L</sub>	VDDQL	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQR	NC	NC	I/O <sub>3L</sub>
L1	L2	L3	L4	L5	L6	L7	L8	L9	L10	L11	L12	L13	L14	L15	L16
I/O <sub>15L</sub>	NC	I/O <sub>15R</sub>	VDDQR	VDD	VSS	VSS	VSS	VSS	VSS	VSS	VDD	VDDQL	I/O <sub>2L</sub>	NC	I/O <sub>2R</sub>
M1	M2	M3	M4	M5	M6	M7	M8	M9	M10	M11	M12	M13	M14	M15	M16
I/O <sub>16R</sub>	I/O <sub>16L</sub>	NC	VDDQR	VDD	VDD	VSS	VSS	VSS	VSS	VDD	VDD	VDDQL	I/O <sub>1R</sub>	I/O <sub>1L</sub>	NC
N1	N2	N3	N4	N5	N6	N7	N8	N9	N10	N11	N12	N13	N14	N15	N16
NC	I/O <sub>17R</sub>	NC	VDD	VDDQR	VDDQR	VDDQL	VDDQL	VDDQR	VDDQR	VDDQL	VDDQL	VDD	NC	I/O <sub>0R</sub>	NC
P1	P2	P3	P4	P5	P6	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16
NC	I/O <sub>17L</sub>	TMS	A16R	A13R	A10R	A7R	NC	LB <sub>R</sub>	SEM <sub>R</sub>	BUSY <sub>R</sub>	A6R	A3R	NC	NC	I/O <sub>0L</sub>
R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15	R16
NC	NC	TRST	NC	A15R	A12R	A9R	UB <sub>R</sub>	CE <sub>0R</sub>	R/W <sub>R</sub>	M/S	A4R	A1R	OPT <sub>R</sub>	NC	NC
T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16
NC	TCK	NC	A17R	A14R	A11R	A8R	NC	CE <sub>1R</sub>	OE <sub>R</sub>	INT <sub>R</sub>	A5R	A2R	A0R	NC	NC

5622 drw 02c

NOTES:

1. All VDD pins must be connected to 3.3V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
3. All VSS pins must be connected to ground supply.
4. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}, CE_{1L}$	$\overline{CE}_{0R}, CE_{1R}$	Chip Enables
$R/\overline{WL}$	$R/\overline{WR}$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A <sub>0L</sub> - A <sub>17L</sub>	A <sub>0R</sub> - A <sub>17R</sub>	Address
I/O <sub>0L</sub> - I/O <sub>17L</sub>	I/O <sub>0R</sub> - I/O <sub>17R</sub>	Data Input/Output
$\overline{SEM}_L$	$\overline{SEM}_R$	Semaphore Enable
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Select
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Select
V <sub>DDQL</sub>	V <sub>DDQR</sub>	Power (I/O Bus) (3.3V or 2.5V) <sup>(1)</sup>
OPT <sub>L</sub>	OPT <sub>R</sub>	Option for selecting V <sub>DDQX</sub> <sup>(1,2)</sup>
$M/\overline{S}$		Master or Slave Select
V <sub>DD</sub>		Power (3.3V) <sup>(1)</sup>
V <sub>SS</sub>		Ground (0V)
TDI		Test Data Input
TDO		Test Data Output
TCK		Test Logic Clock (10MHz)
TMS		Test Mode Select
$\overline{TRST}$		Reset (Initialize TAP Controller)

5622 tbl 01

**NOTES:**

1. V<sub>DD</sub>, OPT<sub>x</sub>, and V<sub>DDQX</sub> must be set to appropriate operating levels prior to applying inputs on I/O<sub>x</sub>.
2. OPT<sub>x</sub> selects the operating voltage levels for the I/Os and controls on that port. If OPT<sub>x</sub> is set to V<sub>IH</sub> (3.3V), then that port's I/Os and controls will operate at 3.3V levels and V<sub>DDQX</sub> must be supplied at 3.3V. If OPT<sub>x</sub> is set to V<sub>IL</sub> (0V), then that port's I/Os and controls will operate at 2.5V levels and V<sub>DDQX</sub> must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.

Truth Table I—Read/Write and Enable Control<sup>(1)</sup>

$\overline{OE}$	$\overline{SEM}$	$\overline{CE}_0$	$CE_1$	$\overline{UB}$	$\overline{LB}$	R/W	Byte 1 I/O <sub>9-17</sub>	Byte 0 I/O <sub>0-8</sub>	MODE
X	H	H	X	X	X	X	High-Z	High-Z	Deselected—Power Down
X	H	X	L	X	X	X	High-Z	High-Z	Deselected—Power Down
X	H	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	H	L	H	H	L	L	High-Z	DIN	Write to Byte 0 Only
X	H	L	H	L	H	L	DIN	High-Z	Write to Byte 1 Only
X	H	L	H	L	L	L	DIN	DIN	Write to Both Bytes
L	H	L	H	H	L	H	High-Z	DOUT	Read Byte 0 Only
L	H	L	H	L	H	H	DOUT	High-Z	Read Byte 1 Only
L	H	L	H	L	L	H	DOUT	DOUT	Read Both Bytes
H	H	L	H	L	L	X	High-Z	High-Z	Outputs Disabled

5622 tbl 02

NOTE:

- "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.

Truth Table II – Semaphore Read/Write Control<sup>(1)</sup>

Inputs <sup>(1)</sup>						Outputs		Mode
$\overline{CE}$	R/W	$\overline{OE}$	$\overline{UB}$	$\overline{LB}$	$\overline{SEM}$	I/O <sub>1-17</sub>	I/O <sub>0</sub>	
H	H	L	L	L	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read Data in Semaphore Flag <sup>(3)</sup>
H	↑	X	X	L	L	X	DATA <sub>IN</sub>	Write I/O <sub>0</sub> into Semaphore Flag
L	X	X	X	X	L	—	—	Not Allowed

5622 tbl 03

NOTE:

- There are eight semaphore flags written to I/O<sub>0</sub> and read from all the I/Os (I/O<sub>0</sub>-I/O<sub>17</sub>). These eight semaphore flags are addressed by A<sub>0</sub>-A<sub>2</sub>.
- $\overline{CE} = L$  occurs when  $\overline{CE}_0 = V_{IL}$  and  $CE_1 = V_{IH}$ .
- Each byte is controlled by the respective  $\overline{UB}$  and  $\overline{LB}$ . To read data  $\overline{UB}$  and/or  $\overline{LB} = V_{IL}$ .

### Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	3.3V ± 150mV
Industrial	-40°C to +85°C	0V	3.3V ± 150mV

5622 tbl 04

**NOTE:**

1. This is the parameter TA. This is the "instant on" case temperature.

### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	50	mA

5622 tbl 05

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ VDD + 150mV.

### Capacitance<sup>(1)</sup>

(TA = +25°C, F = 1.0MHz) TQFP ONLY

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	8	pF
COU <sup>(3)</sup>	Output Capacitance	VOUT = 3dV	10.5	pF

5622 tbl 08

**NOTES:**

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. COU also references CIO.

### Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
VSS	Ground	0	0	0	V
VH	Input High Voltage <sup>(3)</sup> (Address & Control Inputs)	1.7	—	VDDQ + 100mV <sup>(2)</sup>	V
VH	Input High Voltage - IO <sup>(3)</sup>	1.7	—	VDDQ + 100mV <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.7	V

5622 tbl 06

**NOTES:**

1. VIL ≥ -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 100mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDQX for that port must be supplied as indicated above.

### Recommended DC Operating Conditions with VDDQ at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
VDD	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
VSS	Ground	0	0	0	V
VH	Input High Voltage (Address & Control Inputs) <sup>(3)</sup>	2.0	—	VDDQ + 150mV <sup>(2)</sup>	V
VH	Input High Voltage - IO <sup>(3)</sup>	2.0	—	VDDQ + 150mV <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5622 tbl 07

**NOTES:**

1. VIL ≥ -1.5V for pulse width less than 10 ns.
2. VTERM must not exceed VDDQ + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VH (3.3V), and VDDQX for that port must be supplied as indicated above.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3V \pm 150mV$ )

Symbol	Parameter	Test Conditions	70V631S		Unit
			Min.	Max.	
$ I_{LI} $	Input Leakage Current <sup>(1)</sup>	$V_{DD0} = \text{Max.}, V_{IN} = 0V \text{ to } V_{DD0}$	—	10	$\mu A$
$ I_{LO} $	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{DD0}$	—	10	$\mu A$
$V_{OL} (3.3V)$	Output Low Voltage <sup>(2)</sup>	$I_{OL} = +4mA, V_{DD0} = \text{Min.}$	—	0.4	V
$V_{OH} (3.3V)$	Output High Voltage <sup>(2)</sup>	$I_{OH} = -4mA, V_{DD0} = \text{Min.}$	2.4	—	V
$V_{OL} (2.5V)$	Output Low Voltage <sup>(2)</sup>	$I_{OL} = +2mA, V_{DD0} = \text{Min.}$	—	0.4	V
$V_{OH} (2.5V)$	Output High Voltage <sup>(2)</sup>	$I_{OH} = -2mA, V_{DD0} = \text{Min.}$	2.0	—	V

5622 tbl 09

NOTE:

- At  $V_{DD} \leq 2.0V$  input leakages are undefined.
- $V_{DD0}$  is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> ( $V_{DD} = 3.3V \pm 150mV$ )

Symbol	Parameter	Test Condition	Version	70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		Unit	
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.		
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L \text{ and } \overline{CE}_R = V_{IL}, \text{ Outputs Disabled, } f = f_{MAX}^{(1)}$	COM'L	S	340	500	315	465	300	440	mA
			IND	S	—	—	365	515	—	—	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}, f = f_{MAX}^{(1)}$	COM'L	S	115	165	90	125	75	100	mA
			IND	S	—	—	115	150	—	—	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A^* = V_{IL} \text{ and } \overline{CE}^*B^* = V_{IH}^{(5)}, \text{ Active Port Outputs Disabled, } f = f_{MAX}^{(1)}$	COM'L	S	225	340	200	325	175	315	mA
			IND	S	—	—	225	365	—	—	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DD0} - 0.2V, V_{IN} \geq V_{DD0} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(2)}$	COM'L	S	3	15	3	15	3	15	mA
			IND	S	—	—	6	15	—	—	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^*A^* \leq 0.2V$ and $\overline{CE}^*B^* \geq V_{DD0} - 0.2V^{(5)}, V_{IN} \geq V_{DD0} - 0.2V$ or $V_{IN} \leq 0.2V, \text{ Active Port, Outputs Disabled, } f = f_{MAX}^{(1)}$	COM'L	S	220	335	195	320	170	310	mA
			IND	S	—	—	220	360	—	—	

5622 tbl 10

NOTES:

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of  $1/t_{rc}$ , using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$  means no address or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 3.3V, T_A = 25^\circ C$  for Typ, and are not production tested.  $I_{DD} dc(f=0) = 120mA$  (Typ).
- $\overline{CE}_X = V_{IL}$  means  $\overline{CE}_{0X} = V_{IL}$  and  $CE_{1X} = V_{IH}$   
 $\overline{CE}_X = V_{IH}$  means  $\overline{CE}_{0X} = V_{IH}$  or  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X \leq 0.2V$  means  $\overline{CE}_{0X} \leq 0.2V$  and  $CE_{1X} \geq V_{DD0} - 0.2V$   
 $\overline{CE}_X \geq V_{DD0} - 0.2V$  means  $\overline{CE}_{0X} \geq V_{DD0} - 0.2V$  or  $CE_{1X} - 0.2V$   
 "X" represents "L" for left port or "R" for right port.



AC Test Conditions ( $V_{DDQ} = 3.3V/2.5V$ )

Input Pulse Levels	GND to 3.0V / GND to 2.5V
Input Rise/Fall Times	2ns Max.
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5622 tbl 11




Figure 1. AC Output Test load.

5622 drw 03






Figure 2. Output Test Load



5622 drw 04

Figure 2. Output Test Load  
(For  $t_{CKLZ}$ ,  $t_{CKHZ}$ ,  $t_{OLZ}$ , and  $t_{OHZ}$ ).  
\*Including scope and jig.



5622 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(5)</sup>

Symbol	Parameter	70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Time	10	—	12	—	15	—	ns
t <sub>AA</sub>	Address Access Time	—	10	—	12	—	15	ns
t <sub>ACE</sub>	Chip Enable Access Time <sup>(3)</sup>	—	10	—	12	—	15	ns
t <sub>ABE</sub>	Byte Enable Access Time <sup>(3)</sup>	—	5	—	6	—	7	ns
t <sub>AOE</sub>	Output Enable Access Time	—	5	—	6	—	7	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	ns
t <sub>LZ</sub>	Output Low-Z Time <sup>(1,2)</sup>	0	—	0	—	0	—	ns
t <sub>HZ</sub>	Output High-Z Time <sup>(1,2)</sup>	0	4	0	6	0	8	ns
t <sub>PU</sub>	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Disable to Power Down Time <sup>(2)</sup>	—	10	—	10	—	15	ns
t <sub>SOP</sub>	Semaphore Flag Update Pulse ( $\overline{OE}$ or $\overline{SEM}$ )	—	4	—	6	—	8	ns
t <sub>SAA</sub>	Semaphore Address Access Time	3	10	3	12	3	20	ns

5622 tbl 12

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>


Symbol	Parameter	70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	10	—	12	—	15	—	ns
t <sub>EW</sub>	Chip Enable to End-of-Write <sup>(3)</sup>	8	—	10	—	12	—	ns
t <sub>AW</sub>	Address Valid to End-of-Write	8	—	10	—	12	—	ns
t <sub>AS</sub>	Address Set-up Time <sup>(3)</sup>	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width	8	—	10	—	12	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	ns
t <sub>DW</sub>	Data Valid to End-of-Write	6	—	8	—	10	—	ns
t <sub>DH</sub>	Data Hold Time <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>WZ</sub>	Write Enable to Output in High-Z <sup>(1,2)</sup>	—	4	—	4	—	4	ns
t <sub>OW</sub>	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	—	0	—	0	—	ns
t <sub>SWRD</sub>	$\overline{SEM}$ Flag Write to Read Time	5	—	5	—	5	—	ns
t <sub>SPS</sub>	$\overline{SEM}$ Flag Contention Window	5	—	5	—	5	—	ns

5622 tbl 13

**NOTES:**

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM,  $\overline{CE} = V_{IL}$  and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  and  $\overline{SEM} = V_{IL}$ . Either condition must be valid for the entire t<sub>EW</sub> time.
4. The specification for t<sub>DH</sub> must be met by the device supplying write data to the RAM under all operating conditions. Although t<sub>DH</sub> and t<sub>OW</sub> values will vary over voltage and temperature, the actual t<sub>DH</sub> will always be smaller than the actual t<sub>OW</sub>.
5. These values are valid regardless of the power supply level selected for I/O and control signals (3.3V/2.5V). See page 5 for details.

Waveform of Read Cycles<sup>(5)</sup>




5622 drw 06

NOTES:


1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$  or  $\overline{UB}$ .
2. Timing depends on which signal is de-asserted first,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{LB}$  or  $\overline{UB}$ .
3.  $t_{BDD}$  delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations  $\overline{BUSY}$  has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$  or  $t_{BDD}$ .
5.  $\overline{SEM} = V_{IH}$ .

Timing of Power-Up Power-Down




5622 drw 07

Timing Waveform of Write Cycle No. 1,  $R/\overline{W}$  Controlled Timing<sup>(1,5,8)</sup>



5622 drw 08

Timing Waveform of Write Cycle No. 2,  $\overline{CE}$  Controlled Timing<sup>(1,5)</sup>




5622 drw 09

NOTES:

1.  $R/\overline{W}$  or  $\overline{CE}$  or  $\overline{BEn} = V_{IH}$  during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a  $\overline{CE} = V_{IL}$  and a  $R/\overline{W} = V_{IL}$  for memory array writing cycle.
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  or  $\overline{SEM} = V_{IL}$  transition occurs simultaneously with or after the  $R/\overline{W} = V_{IL}$  transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last,  $\overline{CE}$  or  $R/\overline{W}$ .
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If  $\overline{OE} = V_{IL}$  during  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or ( $t_{WZ} + t_{OW}$ ) to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE} = V_{IH}$  during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .
9. To access RAM,  $\overline{CE} = V_{IL}$  and  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  and  $\overline{SEM} = V_{IL}$ .  $t_{EW}$  must be met for either condition.

Timing Waveform of Semaphore Read after Write Timing, Either Side<sup>(1)</sup>




5622 drw 10

NOTES:

1.  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  and  $\overline{LB} = V_{IH}$  for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). Refer also to Truth Table II for appropriate  $\overline{UB}/\overline{LB}$  controls.
2. "DATAOUT VALID" represents all I/O's (I/O<sub>0</sub> - I/O<sub>17</sub>) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention<sup>(1,3,4)</sup>



5622 drw 11

NOTES:

1.  $D_{OR} = D_{OL} = V_{IL}$ ,  $\overline{CE}_L = \overline{CE}_R = V_{IH}$ . Refer also to Truth Table II for appropriate  $\overline{UB}/\overline{LB}$  controls.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
3. This parameter is measured from  $R/W^A$  or  $SEM^A$  going HIGH to  $R/W^B$  or  $SEM^B$  going HIGH.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


Symbol	Parameter	70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>BUS<math>\bar{Y}</math> TIMING (M/<math>\bar{S}</math>=V<sub>IH</sub>)</b>								
t <sub>BAA</sub>	$\bar{B}US\bar{Y}$ Access Time from Address Match	—	10	—	12	—	15	ns
t <sub>BDA</sub>	$\bar{B}US\bar{Y}$ Disable Time from Address Not Matched	—	10	—	12	—	15	ns
t <sub>BAC</sub>	$\bar{B}US\bar{Y}$ Access Time from Chip Enable Low	—	10	—	12	—	15	ns
t <sub>BDC</sub>	$\bar{B}US\bar{Y}$ Disable Time from Chip Enable High	—	10	—	12	—	15	ns
t <sub>APS</sub>	Arbitration Priority Set-up Time <sup>(2)</sup>	5	—	5	—	5	—	ns
t <sub>BDD</sub>	$\bar{B}US\bar{Y}$ Disable to Valid Data <sup>(3)</sup>	—	10	—	12	—	15	ns
t <sub>WH</sub>	Write Hold After $\bar{B}US\bar{Y}$ <sup>(5)</sup>	8	—	10	—	12	—	ns
<b>BUS<math>\bar{Y}</math> TIMING (M/<math>\bar{S}</math>=V<sub>IL</sub>)</b>								
t <sub>WB</sub>	$\bar{B}US\bar{Y}$ Input to Write <sup>(4)</sup>	0	—	0	—	0	—	ns
t <sub>WH</sub>	Write Hold After $\bar{B}US\bar{Y}$ <sup>(5)</sup>	8	—	10	—	12	—	ns
<b>PORT-TO-PORT DELAY TIMING</b>								
t <sub>WDD</sub>	Write Pulse to Data Delay <sup>(1)</sup>	—	22	—	25	—	30	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Delay <sup>(1)</sup>	—	20	—	22	—	25	ns

5622 tbl 14

**NOTES:**

- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and  $\bar{B}US\bar{Y}$  (M/ $\bar{S}$  = V<sub>IH</sub>)".
- To ensure that the earlier of the two ports wins.
- t<sub>BDD</sub> is a calculated parameter and is the greater of the Max. spec, t<sub>WDD</sub> - t<sub>WP</sub> (actual), or t<sub>DDD</sub> - t<sub>DW</sub> (actual).
- To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- To ensure that a write cycle is completed on port "B" after contention on port "A".

Timing Waveform of Write with Port-to-Port Read and **BUSY** ( $M/\bar{S} = V_{IH}$ )<sup>(2,4,5)</sup>




5622 drw 12

NOTES:

1. To ensure that the earlier of the two ports wins. tAPs is ignored for  $M/\bar{S} = V_{IL}$  (SLAVE).
2.  $\bar{CE}_L = \bar{CE}_R = V_{IL}$ .
3.  $\bar{OE} = V_{IL}$  for the reading port.
4. If  $M/\bar{S} = V_{IL}$  (slave),  $\bar{BUSY}$  is an input. Then for this example  $\bar{BUSY}^A = V_{IH}$  and  $\bar{BUSY}^B$  input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

Timing Waveform of Write with **BUSY** ( $M/\bar{S} = V_{IL}$ )




5622 drw 13

NOTES:


1. tWH must be met for both  $\bar{BUSY}$  input (SLAVE) and output (MASTER).
2.  $\bar{BUSY}$  is asserted on port "B" blocking R/W'B', until  $\bar{BUSY}^B$  goes HIGH.
3. tWB is only for the 'slave' version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing ( $M/\bar{S} = V_{IH}$ )<sup>(1)</sup>



5622 drw 14

Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing ( $M/\bar{S} = V_{IH}$ )<sup>(1)</sup>



5622 drw 15

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If tAPS is not satisfied, the **BUSY** signal will be asserted on one side or another but there is no guarantee on which side **BUSY** will be asserted.



AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

Symbol	Parameter	70V631S10 Com'l Only		70V631S12 Com'l & Ind		70V631S15 Com'l		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>INTERRUPT TIMING</b>								
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tINS	Interrupt Set Time	—	10	—	12	—	15	ns
tINR	Interrupt Reset Time	—	10	—	12	—	15	ns

5622 tbl 15



Waveform of Interrupt Timing<sup>(1)</sup>



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. Refer to Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{CE}$  or  $\overline{R/W}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{CE}$  or  $\overline{R/W}$ ) is de-asserted first.

Truth Table III — Interrupt Flag<sup>(1,4)</sup>

Left Port					Right Port					Function
R/W <sub>L</sub>	CE <sub>L</sub>	OE <sub>L</sub>	A17L-A0L	INT <sub>L</sub>	R/W <sub>R</sub>	CE <sub>R</sub>	OE <sub>R</sub>	A17R-A0R	INT <sub>R</sub>	
L	L	X	3FFFF	X	X	X	X	X	L <sup>(2)</sup>	Set Right INT <sub>R</sub> Flag
X	X	X	X	X	X	L	L	3FFFF	H <sup>(3)</sup>	Reset Right INT <sub>R</sub> Flag
X	X	X	X	L <sup>(3)</sup>	L	L	X	3FFFE	X	Set Left INT <sub>L</sub> Flag
X	L	L	3FFFE	H <sup>(2)</sup>	X	X	X	X	X	Reset Left INT <sub>L</sub> Flag

NOTES:

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
2. If  $\overline{BUSY}_L = V_{IL}$ , then no change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then no change.
4. INT<sub>L</sub> and INT<sub>R</sub> must be initialized at power-up.

5622 tbl 16

Truth Table IV —  
Address **BUSY** Arbitration

Inputs			Outputs		Function
$\overline{CE}_L$	$\overline{CE}_R$	A <sub>0L</sub> -A <sub>17L</sub> A <sub>0R</sub> -A <sub>17R</sub>	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

5622 tbl 17

NOTES:

1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs when the part is configured as a master. Both are inputs when configured as a slave.  $\overline{BUSY}$  outputs on the IDT70V631 are push-pull, not open drain outputs. On slaves the  $\overline{BUSY}$  input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. If t<sub>APS</sub> is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R$  = LOW will result.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when  $\overline{BUSY}_L$  outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when  $\overline{BUSY}_R$  outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence<sup>(1,2,3)</sup>

Functions	D <sub>0</sub> - D <sub>17</sub> Left	D <sub>0</sub> - D <sub>17</sub> Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

5622 tbl 18

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V631.
2. There are eight semaphore flags written to via I/O<sub>0</sub> and read from all I/O's (I/O<sub>0</sub>-I/O<sub>17</sub>). These eight semaphores are addressed by A<sub>0</sub> - A<sub>7</sub>.
3.  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$  to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

### Functional Description

The IDT70V631 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V631 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}_0$  and  $\overline{CE}_1$  control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = \text{HIGH}$ ). When a port is enabled, access to the entire memory array is permitted.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT}_L$ ) is asserted when the right port writes to memory location

3FFFE (HEX), where a write is defined as  $\overline{CE}_R = R/\overline{W}_R = V_{IL}$  per the Truth Table. The left port clears the interrupt through access of address location 3FFFE when  $\overline{CE}_L = \overline{OE}_L = V_{IL}$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT}_R$ ) is asserted when the left port writes to memory location 3FFFF (HEX) and to clear the interrupt flag ( $\overline{INT}_R$ ), the right port must read the memory location 3FFFF. The message (18 bits) at 3FFFE or 3FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FFFE and 3FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

## Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{\text{BUSY}}$  logic is not desirable, the  $\overline{\text{BUSY}}$  logic can be disabled by placing the part in slave mode with the  $\overline{\text{M/S}}$  pin. Once in slave mode the  $\overline{\text{BUSY}}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{\text{BUSY}}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{\text{BUSY}}$  pin for that port LOW.

The  $\overline{\text{BUSY}}$  outputs on the IDT70V631 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the  $\overline{\text{BUSY}}$  indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V631 RAMs.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V631 RAM array in width while using  $\overline{\text{BUSY}}$  logic, one master part is used to decide which side of the RAMs array will receive a  $\overline{\text{BUSY}}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the  $\overline{\text{BUSY}}$  signal as a write inhibit signal. Thus on the IDT70V631 RAM the  $\overline{\text{BUSY}}$  pin is an output if the part is used as a master ( $\overline{\text{M/S}}$  pin =  $V_{IH}$ ), and the  $\overline{\text{BUSY}}$  pin is an input if the part used as a slave ( $\overline{\text{M/S}}$  pin =  $V_{IL}$ ) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{\text{BUSY}}$  on one side of the array and another master indicating  $\overline{\text{BUSY}}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{\text{BUSY}}$  arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with the  $\overline{\text{R/W}}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Semaphores

The IDT70V631 is an extremely fast Dual-Port 256K x 18 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70V631 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V631s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V631 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V631 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the SEM pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, CE, R/W and LB/UB) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore, byte select (SEM, LB/UB) and output enable (OE) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal (SEM or OE) to go inactive or the output will never change. However, during reads LB and UB function only as an output for semaphore. They do not have any influence on the semaphore control logic.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in

question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will




Figure 4. IDT70V631 Semaphore Logic

5622 drw 19


continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### JTAG Timing Specifications



**NOTES:**

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

### JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter	Min.	Max.	Units
$t_{JCYC}$	JTAG Clock Input Period	100	—	ns
$t_{JCH}$	JTAG Clock HIGH	40	—	ns
$t_{JCL}$	JTAG Clock Low	40	—	ns
$t_{JR}$	JTAG Clock Rise Time	—	3 <sup>(1)</sup>	ns
$t_{JF}$	JTAG Clock Fall Time	—	3 <sup>(1)</sup>	ns
$t_{JRST}$	JTAG Reset	50	—	ns
$t_{JRSR}$	JTAG Reset Recovery	50	—	ns
$t_{JCD}$	JTAG Data Output	—	25	ns
$t_{JDC}$	JTAG Data Output Hold	0	—	ns
$t_{JS}$	JTAG Setup	15	—	ns
$t_{JH}$	JTAG Hold	15	—	ns

5622 tbl 19

**NOTES:**

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x304	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5622 tbl 20

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5622 tbl 21

## System Interface Parameters


Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> and outputs <sup>(1)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

5622 tbl 22

### NOTES:

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website ([www.idt.com](http://www.idt.com)), or by contacting your local IDT sales representative.

### Ordering Information



5622 drw 21

**NOTES:**

- Contact your local sales office for industrial temperature for other speeds, packages and powers.
- Green parts available for specific speeds, packages and powers contact your local sales office.  
**LEAD FINISH (SnPb) parts are Obsolete excluding BGA & fpBGA. Product Discontinuation Notice - PDN# SP-17-02**  
*Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.*

### Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
10	70V631S10BC	BC256	CABGA	C
	70V631S10BC8	BC256	CABGA	C
	70V631S10BCG	BCG256	CABGA	C
	70V631S10BCG8	BCG256	CABGA	C
	70V631S10BF	BF208	CABGA	C
	70V631S10BF8	BF208	CABGA	C
	70V631S10BFG	BFG208	CABGA	C
	70V631S10BFG8	BFG208	CABGA	C
	70V631S10PRFG	PKG128	TQFP	C
12	70V631S12BC	BC256	CABGA	C
	70V631S12BC8	BC256	CABGA	C
	70V631S12BCI	BC256	CABGA	I
	70V631S12BCI8	BC256	CABGA	I
	70V631S12BF	BF208	CABGA	C
	70V631S12BF8	BF208	CABGA	C
	70V631S12BFGI	BFG208	CABGA	I
	70V631S12BFGI8	BFG208	CABGA	I
	70V631S12BFI	BF208	CABGA	I
	70V631S12BFI8	BF208	CABGA	I
	70V631S12PRFGI	PKG128	TQFP	I

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	70V631S15BC	BC256	CABGA	C
	70V631S15BC8	BC256	CABGA	C
	70V631S15BF	BF208	CABGA	C
	70V631S15BF8	BF208	CABGA	C

## Datasheet Document History

06/01/00:	Initial Public Offering
08/07/00:	Page 6, 13 & 20 Inserted additional $\overline{LB}$ and $\overline{UB}$ information
06/20/01:	Page 1 Added JTAG information for TQFP package Page 14 Increased $\overline{BUSY}$ TIMING parameters $t_{BDA}$ , $t_{BAC}$ , $t_{BDC}$ and $t_{BDD}$ for all speeds Page 21 Changed maximum value for JTAG AC Electrical Characteristics for $t_{CD}$ from 20ns to 25ns
08/08/01:	Page 3 Corrected pin 4 designation error from A17R to A17L on PK-128 pinout
10/01/03:	Removed Preliminary status Page 2, 3 & 4 Added date revision for pin configurations Page 8, 10, 14 & 16 Removed I-temp 15ns speed from DC & AC Electrical Characteristics Tables Page 23 Removed I-temp 15ns speed from ordering information Added I-temp footnote to ordering information Page 1 & 23 Replaced $\text{TM}$ logo with $\text{®}$ logo
07/25/08:	Page 8 Corrected a typo in the DC Chars table
01/29/09:	Page 23 Removed "IDT" from orderable part number
10/23/13:	Page 1 Added green availability to Features Page 23 Added green and T&R indicators to ordering information
12/15/17:	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018
09/18/19:	Page 2, 3 & 4 Updated package codes Page 23 Added Orderable Part Information table



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.