


Features

- ◆ True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- ◆ High-speed access
 - Commercial: 15ns (max.)
 - Industrial: 20ns (max.)
- ◆ Low-power operation
 - IDT70V06L
 - Active: 380mW (typ.)
 - Standby: 660µW (typ.)
- ◆ IDT70V06 easily expands data bus width to 16 bits or more using the Master/Slave select when cascading more than one device
- ◆ $\overline{M/S} = V_{IH}$ for \overline{BUSY} output flag on Master
 $\overline{M/S} = V_{IL}$ for \overline{BUSY} input on Slave
- ◆ Interrupt Flag
- ◆ On-chip port arbitration logic
- ◆ Full on-chip hardware support of semaphore signaling between ports
- ◆ Fully asynchronous operation from either port
- ◆ Battery backup operation—2V data retention
- ◆ TTL-compatible, single 3.3V ($\pm 0.3V$) power supply
- ◆ Available in a 68-pin PLCC and a 64-pin TQFP
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Green parts available, see ordering information

Functional Block Diagram



2942 drw 01

NOTES:

1. (MASTER): \overline{BUSY} is output; (SLAVE): \overline{BUSY} is input.
2. \overline{BUSY} outputs and \overline{INT} outputs are non-tri-stated push-pull.

Description



The IDT70V06 is a high-speed 16K x 8 Dual-Port Static RAM. The IDT70V06 is designed to be used as a stand-alone 128K-bit Dual-Port Static RAM or as a combination MASTER/SLAVE Dual-Port Static RAM for 16-bit-or-more word systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by \overline{CE} permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 400mW of power.

The IDT70V06 is packaged in a 68-pin PLCC and a 64-pin thin quad flatpack (TQFP).


Pin Configurations^(1,2,3)



NOTES:

1. All V_{DD} pins must be connected to power supply.
2. All V_{SS} pins must be connected to ground supply.
3. PLG68 package body is approximately .95 in x .95 in x .17 in
PNG64 package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.

Pin Configurations^(1,2,3) (con't.)



2942 drw 04

NOTES:

1. All VDD pins must be connected to power supply.
2. All VSS pins must be connected to ground supply.
3. Package body is approximately 1.18 in x 1.18 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part marking.

Pin Names

Left Port	Right Port	Names
CE \bar{L}	CE \bar{R}	Chip Enable
R/W \bar{L}	R/W \bar{R}	Read/Write Enable
OE \bar{L}	OE \bar{R}	Output Enable
A0L - A13L	A0R - A13R	Address
I/O0L - I/O7L	I/O0R - I/O7R	Data Input/Output
SEML	SEM \bar{R}	Semaphore Enable
INT \bar{L}	INT \bar{R}	Interrupt Flag
BUSYL	BUSY \bar{R}	Busy Flag
	M/S	Master or Slave Select
	VDD	Power (3.3V)
	VSS	Ground (0V)

2942 tbl 01

Truth Table I: Non-Contention Read/Write Control

Inputs ⁽¹⁾				Outputs	Mode
\overline{CE}	R/\overline{W}	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	X	X	H	High-Z	Deselected: Power-Down
L	L	X	H	DATA _{IN}	Write to Memory
L	H	L	H	DATA _{OUT}	Read Memory
X	X	H	X	High-Z	Outputs Disabled

2942 tbl 02

NOTE:

1. A_{0L} — A_{13L} ≠ A_{0R} — A_{13R}

Truth Table II: Semaphore Read/Write Control⁽¹⁾

Inputs				Outputs	Mode
\overline{CE}	R/\overline{W}	\overline{OE}	\overline{SEM}	I/O ₀₋₇	
H	H	L	L	DATA _{OUT}	Read Data in Semaphore Flag
H	↑	X	L	DATA _{IN}	Write I/O ₀ into Semaphore Flag
L	X	X	L	—	Not Allowed

2942 tbl 03

NOTE:

1. There are eight semaphore flags written to via I/O₀ and read from I/O₀ - I/O₇. These eight semaphores are addressed by A₀ - A₇.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	50	mA

2942 tbl 04

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{DD} + 0.3V.

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	10	pF

2942 tbl 07

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Maximum Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	V _{DD}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V
Industrial	-40°C to +85°C	0V	3.3V ± 0.3V

2942 tbl 05

NOTE:

- This is the parameter T_A. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	3.0	3.3	3.6	V
V _{SS}	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{DD} +0.3 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

2942 tbl 06

NOTES:

- V_{IL} ≥ -1.5V for pulse width less than 10ns.
- V_{TERM} must not exceed V_{DD} +0.3V.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	70V06S		70V06L		Unit
			Min.	Max.	Min.	Max.	
I _L	Input Leakage Current ⁽¹⁾	V _{DD} = 3.6V, V _{IN} = 0V to V _{DD}	—	10	—	5	μA
I _O	Output Leakage Current	V _{OUT} = 0V to V _{DD}	—	10	—	5	μA
V _{OL}	Output Low Voltage	I _{OL} = +4mA	—	0.4	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

2942 tbl 08

NOTE:

- At V_{DD} ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾ ($V_{DD} = 3.3V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	70V06X15 Com'l Only		70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	150	215	140	200	130	190	mA
				L	140	185	130	175	125	165	
			IND	S	—	—	—	—	—	mA	
				L	—	—	130	195	125		180
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L = V_{IH}$ $SEM_R = SEM_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	25	35	20	30	16	30	mA
				L	20	30	15	25	13	25	
			IND	S	—	—	—	—	—	mA	
				L	—	—	15	40	13		40
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R = V_{IH}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S	85	120	80	110	75	110	mA
				L	80	110	75	100	72	95	
			IND	S	—	—	—	—	—	mA	
				L	—	—	75	115	72		110
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{DD} - 0.2V$, $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} < 0.2V$, $f = 0^{(4)}$ $SEM_R = SEM_L \geq V_{DD} - 0.2V$	COM'L	S	1.0	5	1.0	5	1.0	5	mA
				L	0.2	2.5	0.2	2.5	0.2	2.5	
			IND	S	—	—	—	—	—	mA	
				L	—	—	0.2	5	0.2		5
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{DD} - 0.2V$ $SEM_R = SEM_L \geq V_{DD} - 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S	85	125	80	115	75	105	mA
				L	80	105	75	100	70	90	
			IND	S	—	—	—	—	—	mA	
				L	—	—	75	115	70		105

2942 tbl 09a

Symbol	Parameter	Test Condition	Version	70V06X35 Com'l Only		70V06X55 Com'l Only		Unit	
				Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.		
I _{DD}	Dynamic Operating Current (Both Ports Active)	$\overline{CE} = V_{IL}$, Outputs Disabled $SEM = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	120	180	120	180	mA
				L	115	155	115	155	
			IND	S	—	—	—	—	mA
				L	—	—	—	—	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_R = \overline{CE}_L = V_{IH}$ $SEM_R = SEM_L = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	13	25	13	25	mA
				L	11	20	11	20	
			IND	S	—	—	—	—	mA
				L	—	—	—	—	
ISB2	Standby Current (One Port - TTL Level Inputs)	\overline{CE}_L or $\overline{CE}_R = V_{IH}$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S	70	100	70	100	mA
				L	65	90	65	90	
			IND	S	—	—	—	—	mA
				L	—	—	—	—	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE}_L and $\overline{CE}_R \geq V_{DD} - 0.2V$, $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} < 0.2V$, $f = 0^{(4)}$ $SEM_R = SEM_L \geq V_{DD} - 0.2V$	COM'L	S	1.0	5	1.0	5	mA
				L	0.2	2.5	0.2	2.5	
			IND	S	—	—	—	—	mA
				L	—	—	—	—	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	One Port \overline{CE}_L or $\overline{CE}_R \geq V_{DD} - 0.2V$ $SEM_R = SEM_L \geq V_{DD} - 0.2V$ $V_{IN} \geq V_{DD} - 0.2V$ or $V_{IN} < 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	COM'L	S	65	100	65	100	mA
				L	60	85	60	85	
			IND	S	—	—	—	—	mA
				L	—	—	—	—	

2942 tbl 09b

NOTES:

- 'X' in part number indicates power rating (S or L)
- $V_{DD} = 3.3$, $T_A = +25^\circ\text{C}$, and are not production tested. $I_{DD} DC = 115\text{mA}$ (Typ.)
- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1/t_{RC}$, and using "AC Test Conditions" of input levels of GND to 3V.
- $f = 0$ means no address or control lines change.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2942 tbl 10





Figure 1. AC Output Test Load




2942 drw 05

Figure 2. Output Test Load

(For t_{LZ} , t_{HZ} , t_{WZ} , t_{OW})
*Including scope and jig.

Timing of Power-Up Power-Down



2942 drw 06

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁴⁾

Symbol	Parameter	70V06X15 Com'l Only		70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t _{RC}	Read Cycle Time	15	—	20	—	25	—	ns
t _{AA}	Address Access Time	—	15	—	20	—	25	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	15	—	20	—	25	ns
t _{AOE}	Output Enable Access Time ⁽³⁾	—	10	—	12	—	13	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	ns
t _{PU}	Chip Enable to Power Up Time ^(1,2)	0	—	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ^(1,2)	—	15	—	20	—	25	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	10	—	10	—	10	—	ns
t _{SAA}	Semaphore Address Access ⁽³⁾	—	15	—	20	—	25	ns

2942 tbl 11a


Symbol	Parameter	70V06X35 Com'l Only		70V06X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
READ CYCLE						
t _{RC}	Read Cycle Time	35	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	55	ns
t _{ACE}	Chip Enable Access Time ⁽³⁾	—	35	—	55	ns
t _{AOE}	Output Enable Access Time ⁽³⁾	—	20	—	30	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	ns
t _{LZ}	Output Low-Z Time ^(1,2)	3	—	3	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{PU}	Chip Enable to Power Up Time ^(1,2)	0	—	0	—	ns
t _{PD}	Chip Disable to Power Down Time ^(1,2)	—	35	—	50	ns
t _{SOP}	Semaphore Flag Update Pulse (\overline{OE} or \overline{SEM})	15	—	15	—	ns
t _{SAA}	Semaphore Address Access ⁽³⁾	—	35	—	55	ns

2942 tbl 11b

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed but not tested.
3. To access SRAM, $\overline{CE} = V_{IL}$, $\overline{SEM} = V_{IH}$.
4. 'X' in part number indicates power rating (S or L).

Waveform of Read Cycles⁽⁵⁾



2942 drw 07

NOTES:

1. Timing depends on which signal is asserted last \overline{OE} or \overline{CE} .
2. Timing depends on which signal is de-asserted first \overline{CE} or \overline{OE} .
3. t_{BDD} delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations \overline{BUSY} has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last t_{AOE}, t_{ACE}, t_{AA} or t_{BDD}.
5. SEM = VIH.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage⁽⁵⁾

Symbol	Parameter	70V06X15 Com'l Only		70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
t _{WC}	Write Cycle Time	15	—	20	—	25	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	12	—	15	—	20	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	12	—	15	—	20	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	10	—	15	—	15	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	10	—	12	—	15	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	10	—	12	—	15	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	5	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	5	—	ns

2942 tbl 12a


Symbol	Parameter	70V06X35 Com'l Only		70V06X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
WRITE CYCLE						
t _{WC}	Write Cycle Time	35	—	55	—	ns
t _{EW}	Chip Enable to End-of-Write ⁽³⁾	30	—	45	—	ns
t _{AW}	Address Valid to End-of-Write	30	—	45	—	ns
t _{AS}	Address Set-up Time ⁽³⁾	0	—	0	—	ns
t _{WP}	Write Pulse Width	25	—	40	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{DW}	Data Valid to End-of-Write	15	—	30	—	ns
t _{HZ}	Output High-Z Time ^(1,2)	—	15	—	25	ns
t _{DH}	Data Hold Time ⁽⁴⁾	0	—	0	—	ns
t _{WZ}	Write Enable to Output in High-Z ^(1,2)	—	15	—	25	ns
t _{OW}	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	ns
t _{SWRD}	$\overline{\text{SEM}}$ Flag Write to Read Time	5	—	5	—	ns
t _{SPS}	$\overline{\text{SEM}}$ Flag Contention Window	5	—	5	—	ns

2942 tbl 12b

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. This parameter is guaranteed but not tested.
3. To access SRAM, $\overline{\text{CE}} = V_{\text{IL}}$, $\overline{\text{SEM}} = V_{\text{IH}}$. To access semaphore, $\overline{\text{CE}} = V_{\text{IH}}$ and $\overline{\text{SEM}} = V_{\text{IL}}$. Either condition must be valid for the entire t_{EW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. 'X' in part number indicates power rating (S or L).

Timing Waveform of Write Cycle No. 1, R/\overline{W} Controlled Timing^(1,3,5,8)



2942 drw 08

Timing Waveform of Write Cycle No. 2, \overline{CE} Controlled Timing^(1,3,5,8)




2942 drw 09

NOTES:

1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
2. A write occurs during the overlap (t_{EW} or t_{WP}) of a LOW \overline{CE} and a LOW R/\overline{W} for memory array writing cycle.
3. t_{WR} is measured from the earlier of \overline{CE} or R/\overline{W} (or \overline{SEM} or R/\overline{W}) going HIGH to the end of write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the \overline{CE} or \overline{SEM} LOW transition occurs simultaneously with or after the R/\overline{W} low transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, \overline{CE} , or R/\overline{W} .
7. Timing depends on which enable signal is de-asserted first, \overline{CE} , or R/\overline{W} .
8. If \overline{OE} is LOW during R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WZ} + t_{OW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during an R/\overline{W} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .
9. To access SRAM, $\overline{CE} = V_{IL}$ and $\overline{SEM} = V_{IH}$. To access Semaphore, $\overline{CE} = V_{IH}$ and $\overline{SEM} = V_{IL}$. t_{EW} must be met for either condition.

Timing Waveform of Semaphore Read after Write Timing, Either Side⁽¹⁾




2942 drw 10

NOTES:

1. $\overline{CE} = V_{IH}$ for the duration of the above timing (both write and read cycle).
2. "DATAout VALID" represents all I/O's (I/O₀ - I/O₇) equal to the semaphore value.

Timing Waveform of Semaphore Write Contention^(1,3,4)



2942 drw 11

NOTES:

1. $D_{OR} = D_{OL} = V_{IL}$, $\overline{CE}_R = \overline{CE}_L = V_{IH}$, Semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. "A" may be either left or right port. "B" is the opposite port from "A".
3. This parameter is measured from $\overline{R/W}_A$ or \overline{SEM}_A going HIGH to $\overline{R/W}_B$ or \overline{SEM}_B going HIGH.
4. If tSPS is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will obtain the flag.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾

Symbol	Parameter	70V06X15 Com'1 Only		70V06X20 Com'1 & Ind		70V06X25 Com'1 & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUS\bar{Y} TIMING (M\bar{S} = V_{IH})								
t _{BAA}	$\bar{B}US\bar{Y}$ Access Time from Address Match	—	15	—	20	—	20	ns
t _{BDA}	$\bar{B}US\bar{Y}$ Disable Time from Address Not Matched	—	15	—	20	—	20	ns
t _{BAC}	$\bar{B}US\bar{Y}$ Access Time from Chip Enable LOW	—	15	—	20	—	20	ns
t _{BDC}	$\bar{B}US\bar{Y}$ Disable Time from Chip Enable HIGH	—	15	—	17	—	17	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	5	—	ns
t _{BDD}	$\bar{B}US\bar{Y}$ Disable to Valid Data ⁽³⁾	—	18	—	30	—	30	ns
t _{WH}	Write Hold After $\bar{B}US\bar{Y}$ ⁽⁶⁾	12	—	15	—	17	—	ns
BUS\bar{Y} TIMING (M\bar{S} = V_{IL})								
t _{WB}	$\bar{B}US\bar{Y}$ Input to Write ⁽⁴⁾	0	—	0	—	0	—	ns
t _{WH}	Write Hold After $\bar{B}US\bar{Y}$ ⁽⁶⁾	12	—	15	—	17	—	ns
PORT-TO-PORT DELAY TIMING								
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	30	—	45	—	50	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	25	—	35	—	35	ns

2942 tbl 13a


Symbol	Parameter	70V06X35 Com'1 Only		70V06X55 Com'1 Only		Unit
		Min.	Max.	Min.	Max.	
BUS\bar{Y} TIMING (M\bar{S} = V_{IH})						
t _{BAA}	$\bar{B}US\bar{Y}$ Access Time from Address Match	—	20	—	45	ns
t _{BDA}	$\bar{B}US\bar{Y}$ Disable Time from Address Not Matched	—	20	—	40	ns
t _{BAC}	$\bar{B}US\bar{Y}$ Access Time from Chip Enable LOW	—	20	—	40	ns
t _{BDC}	$\bar{B}US\bar{Y}$ Disable Time from Chip Enable HIGH	—	20	—	35	ns
t _{APS}	Arbitration Priority Set-up Time ⁽²⁾	5	—	5	—	ns
t _{BDD}	$\bar{B}US\bar{Y}$ Disable to Valid Data ⁽³⁾	—	35	—	40	ns
t _{WH}	Write Hold After $\bar{B}US\bar{Y}$ ⁽⁶⁾	25	—	25	—	ns
BUS\bar{Y} TIMING (M\bar{S} = V_{IL})						
t _{WB}	$\bar{B}US\bar{Y}$ Input to Write ⁽⁴⁾	0	—	0	—	ns
t _{WH}	Write Hold After $\bar{B}US\bar{Y}$ ⁽⁶⁾	25	—	25	—	ns
PORT-TO-PORT DELAY TIMING						
t _{WDD}	Write Pulse to Data Delay ⁽¹⁾	—	60	—	80	ns
t _{DDD}	Write Data Valid to Read Data Delay ⁽¹⁾	—	45	—	65	ns

2942 tbl 13b

NOTES:

1. Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Read With $\bar{B}US\bar{Y}$ (M \bar{S} = V_{IH}) or "Timing Waveform of Write With Port-To-Port Delay (M \bar{S} =V_{IL})".
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} – t_{WP} (actual) or t_{DDD} – t_{DW} (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. "X" is part numbers indicates power rating (S or L).

Timing Waveform of Write with Port-To-Port Read and **BUSY**^(2,4,5)
($M/\overline{S} = V_{IH}$)




2942 drw 12

NOTES:

1. To ensure that the earlier of the two ports wins. t_{APS} is ignored for $M/\overline{S} = V_{IL}$ (SLAVE).
2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
3. $\overline{OE} = V_{IL}$ for the reading port.
4. If $M/\overline{S} = V_{IL}$ (slave) then \overline{BUSY} is input. Then for this example $\overline{BUSY}^A = V_{IH}$ and \overline{BUSY}^B input is shown above.
5. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the port opposite from Port "A".


Timing Waveform of Write with **BUSY**




NOTES:

1. t_{WH} must be met for both \overline{BUSY} input (slave) output master.
2. \overline{BUSY} is asserted on Port "B" Blocking R/\overline{W} 'B', until \overline{BUSY} 'B' goes HIGH.
3. t_{WB} is only for the slave version.

Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing⁽¹⁾ ($M/\overline{S} = V_{IH}$)



Waveform of **BUSY** Arbitration Cycle Controlled by Address Match Timing⁽¹⁾ ($M/\overline{S} = V_{IH}$)



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. If t_{APS} is not satisfied, the \overline{BUSY} signal will be asserted on one side or another but there is no guarantee on which side \overline{BUSY} will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

Symbol	Parameter	70V06X15 Com'l Only		70V06X20 Com'l & Ind		70V06X25 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
INTERRUPT TIMING								
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	15	—	20	—	20	ns
t _{INR}	Interrupt Reset Time	—	15	—	20	—	20	ns

2942 tbl 14a


Symbol	Parameter	70V06X35 Com'l Only		70V06X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	
INTERRUPT TIMING						
t _{AS}	Address Set-up Time	0	—	0	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	ns
t _{INS}	Interrupt Set Time	—	25	—	40	ns
t _{INR}	Interrupt Reset Time	—	25	—	40	ns

2942 tbl 14b

NOTE:

- 'X' in part number indicates power rating (S or L).

Waveform of Interrupt Timing⁽¹⁾




2942 drw 16

NOTES:

- All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- See Interrupt Truth Table III.
- Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is de-asserted first.

Waveform of Interrupt Timing⁽¹⁾ (con't.)



2942 drw 17

NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt Truth Table III.
3. Timing depends on which enable signal (\overline{CE} or $R\overline{W}$) is asserted last.

Truth Table III — Interrupt Flag⁽¹⁾

Left Port					Right Port					Function
R/W _L	CE _L	OE _L	A _{13L-A_{0L}}	INT _L	R/W _R	CE _R	OE _R	A _{13R-A_{0R}}	INT _R	
L	L	X	3FFF	X	X	X	X	X	L ⁽²⁾	Set Right \overline{INT}_R Flag
X	X	X	X	X	X	L	L	3FFF	H ⁽³⁾	Reset Right \overline{INT}_R Flag
X	X	X	X	L ⁽³⁾	L	L	X	3FFE	X	Set Left \overline{INT}_L Flag
X	L	L	3FFE	H ⁽²⁾	X	X	X	X	X	Reset Left \overline{INT}_L Flag

2942 tbl 15

NOTES:

1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$.
2. If $\overline{BUSY}_L = V_{IL}$, then no change.
3. If $\overline{BUSY}_R = V_{IL}$, then no change.

Truth Table IV — Address **BUSY** Arbitration

Inputs			Outputs		Function
\overline{CE}_L	\overline{CE}_R	A13L-A0L A13R-A0R	$\overline{BUSY}_L^{(1)}$	$\overline{BUSY}_R^{(1)}$	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

2942 tbl 16

NOTES:

1. Pins \overline{BUSY}_L and \overline{BUSY}_R are both outputs when the part is configured as a master. Both are inputs when configured as a slave. \overline{BUSY}_x outputs on the IDT70V06 are push pull, not open drain outputs. On slaves the \overline{BUSY}_x input internally inhibits writes.
2. L if the inputs to the opposite port were stable prior to the address and enable inputs of this port. H if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either \overline{BUSY}_L or \overline{BUSY}_R = LOW will result. \overline{BUSY}_L and \overline{BUSY}_R outputs cannot be LOW simultaneously.
3. Writes to the left port are internally ignored when \overline{BUSY}_L outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when \overline{BUSY}_R outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V — Example of Semaphore Procurement Sequence^(1,2,3)

Functions	Do - D7 Left	Do - D7 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2942 tbl 17

NOTES:

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V06.
2. There are eight semaphore flags written to via I/O and read from all I/O's (I/O - I/O₇). These eight semaphores are addressed by A₀ - A₇.
3. $\overline{CE} = V_{IH}$, $\overline{SEM} = V_{IL}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

Functional Description

The IDT70V06 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V06 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ($\overline{CE} = V_{IH}$). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT}_L) is set when the right port writes to memory location 3FFE

(HEX). The left port clears the interrupt by reading address location 3FFE. Likewise, the right port interrupt flag (\overline{INT}_R) is set when the left port writes to memory location 3FFF (HEX) and to clear the interrupt flag (\overline{INT}_R), the right port must read the memory location 3FFF. The message (8 bits) at 3FFE or 3FFF is user-defined. If the interrupt function is not used, address locations 3FFE and 3FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V06 SRAMs.

allows one of the two accesses to proceed and signals the other side that the SRAM is “busy”. The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of $\overline{\text{BUSY}}$ logic is not desirable, the $\overline{\text{BUSY}}$ logic can be disabled by placing the part in slave mode with the $\overline{\text{M/S}}$ pin. Once in slave mode the $\overline{\text{BUSY}}$ pin operates solely as an input. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The $\overline{\text{BUSY}}$ outputs on the IDT 70V06 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the busy indication for the resulting array requires the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V06 SRAM array in width while using $\overline{\text{BUSY}}$ logic, one master part is used to decide which side of the SRAM array will receive a $\overline{\text{BUSY}}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{\text{BUSY}}$ signal as a write inhibit signal. Thus on the IDT70V06 RAM the $\overline{\text{BUSY}}$ pin is an output if the part is used as a master ($\overline{\text{M/S}}$ pin = V_{IH}), and the $\overline{\text{BUSY}}$ pin is an input if the part used as a slave ($\overline{\text{M/S}}$ pin = V_{IL}) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating $\overline{\text{BUSY}}$ on one side of the array and another master indicating $\overline{\text{BUSY}}$ on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for part of the other word.

The $\overline{\text{BUSY}}$ arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long

enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with the $\overline{\text{R/W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Semaphores

The IDT70V06 is an extremely fast Dual-Port 16K x 8 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port SRAM to claim a privilege over the other processor for functions defined by the system designer’s software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port SRAM or any other shared resource.

The Dual-Port SRAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port SRAM. These devices have an automatic power-down feature controlled by $\overline{\text{CE}}$, the Dual-Port SRAM enable, and $\overline{\text{SEM}}$, the semaphore enable. The $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where $\overline{\text{CE}}$ and $\overline{\text{SEM}}$ are both HIGH.

Systems which can best use the IDT70V06 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V06’s hardware semaphores without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V06 does not use its semaphore flags to control any resources through hardware, thus allowing the system

designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port SRAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it assumes control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V06 in a separate memory space from the Dual-Port SRAM. This address space is accessed by placing a LOW input on the $\overline{\text{SEM}}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\text{OE}}$, and $\overline{\text{R/W}}$) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ($\overline{\text{SEM}}$) and output enable ($\overline{\text{OE}}$) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side.

Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ($\overline{\text{SEM}}$ or $\overline{\text{OE}}$) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

Using Semaphores-Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT70V06's Dual-Port SRAM. Say the 16K x 8 SRAM was to be divided into two 8K x 8 blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 8K of Dual-Port SRAM, the processor on the left port could write and then read a zero into Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 8K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 8K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 8K blocks of Dual-Port SRAM with each other.

The blocks do not have to be any particular size and can even be variable, depending upon the complexity of the software using the

semaphore flags. All eight semaphores could be used to divide the Dual-Port SRAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned SRAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT70V06 Semaphore Logic

2942 drw 19

Ordering Information



2942 drw 20

NOTES:

1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.
LEAD FINISH (SnPb) parts are Obsolete. Product Discontinuation Notice - PDN# SP-17-02
Note that information regarding recently obsoleted parts are included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
15	70V06L15JG	PLG68	PLCC	C
	70V06L15JG8	PLG68	PLCC	C
	70V06L15PFG	PNG64	TQFP	C
	70V06L15PFG8	PNG64	TQFP	C
20	70V06L20JGI	PLG68	PLCC	I
	70V06L20JG8	PLG68	PLCC	I
	70V06L20PFGI	PNG64	TQFP	I
	70V06L20PFG8	PNG64	TQFP	I

Datasheet Document History

03/10/99:	Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Page 2 and 3 Added additional notes to pin configurations
06/09/99:	Changed drawing format
11/10/99:	Replaced IDT logo
03/10/00:	Added 15 & 20ns speed grades Upgraded DC parameters Added Industrial Temperature information Changed $\pm 200\text{mV}$ to 0mV
05/30/00:	Page 5 Increased storage temperature parameter Clarified TA parameter Page 6 DC Electrical parameters—changed wording from "open" to "disabled"
11/20/01:	Page 1 Corrected standby power designation from mW to μW Page 2 & 3 Added date revision for pin configurations Page 2, 3, 5 & 6 Changed naming conventions from V_{CC} to V_{DD} and from GND to V_{SS} Page 6 Removed Industrial temp for standard power for 20ns and 25ns speeds from DC Electrical Characteristics Removed Industrial temp for 35ns and 55ns speeds from DC Electrical Characteristics Pages 8, 13 & 16 Removed Industrial temp for 35ns and 55ns speeds from AC Electrical Characteristics Page 8 Replaced table 11 with table 11a to show AC Electrical Characteristics for READ CYCLE for 15, 20 & 25ns Page 22 Removed Industrial temp from 35ns and 55ns in ordering information
10/23/08:	Page 22 Removed "IDT" from orderable part number
08/20/15:	Page 1 In Features: Added text: "Green parts available, see ordering information". Page 2 In Description: Removed IDT in reference to fabrication Page 2, 3 & 22 The package codes PN64-1, G68-1 & J68-1 changed to PN64, G68 & J68 respectively to match standard package codes Page 2 & 3 Removed date from all of the pin configurations 64-pin TQFP, 68-pin PGA & 68-pin PLCC configurations Page 19 & 20 Corrected miscellaneous typo's Page 22 Added Green and Tape & Reel indicators to the Ordering Information and updated footnotes
06/08/18:	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018
02/07/20:	Pages 1 - 24 Rebranded as Renesas datasheet Pages 1, 2 & 22 Deleted obsolete package code PGA GU68 Pages 1 & 22 Deleted obsolete Commercial speed grades 20/25/35/55ns and Industrial speed grade 25ns Pages 1 & 22 Removed standard power offering Page 2 Rotated PLG68 PLCC and PNG64 TQFP pin configurations to accurately reflect pin 1 orientation Page 2 Updated package codes Page 22 Added Orderable Part Information table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.