



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2K Microwire Compatible Serial EEPROM

### Device Selection Table

Part Number	Vcc Range	ORG Pin	Word Size	Temp Ranges	Packages
93AA56A	1.8-5.5	No	8-bit	I	P, SN, ST, MS, OT, MC, MN
93AA56B	1.8-5.5	No	16-bit	I	P, SN, ST, MS, OT, MC, MN
93LC56A	2.5-5.5	No	8-bit	I, E	P, SN, ST, MS, OT, MC, MN
93LC56B	2.5-5.5	No	16-bit	I, E	P, SN, ST, MS, OT, MC, MN
93C56A	4.5-5.5	No	8-bit	I, E	P, SN, ST, MS, OT, MC, MN
93C56B	4.5-5.5	No	16-bit	I, E	P, SN, ST, MS, OT, MC, MN
93AA56C	1.8-5.5	Yes	8- or 16-bit	I	P, SN, ST, MS, MC, MN
93LC56C	2.5-5.5	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC, MN
93C56C	4.5-5.5	Yes	8- or 16-bit	I, E	P, SN, ST, MS, MC, MN

### Features:

- Low-Power CMOS Technology
- ORG Pin to Select Word Size for '56C' Version
- 256 x 8-bit Organization 'A' Version (no ORG)
- 128 x 16-bit Organization 'B' Version (no ORG)
- Self-Timed Erase/Write Cycles (including Auto-Erase)
- Automatic Erase All (ERAL) before Write All (WRAL)
- Power-On/Off Data Protection Circuitry
- Industry Standard 3-Wire Serial I/O
- Device Status Signal (Ready/Busy)
- Sequential Read Function
- 1,000,000 Erase/write Cycles
- Data Retention > 200 Years
- Pb-free and RoHS Compliant
- Temperature Ranges Supported:
  - Industrial (I) -40°C to +85°C
  - Automotive (E) -40°C to +125°C

### Pin Function Table

Name	Function
CS	Chip Select
CLK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
Vss	Ground
NC	No internal connection
ORG	Memory Configuration
Vcc	Power Supply

### Description:

The Microchip Technology Inc. 93XX56A/B/C devices are 2Kbit low-voltage serial Electrically Erasable PROMs (EEPROM). Word-selectable devices such as the 93AA56C, 93LC56C or 93C56C are dependent upon external logic levels driving the ORG pin to set word size. For dedicated 8-bit communication, the 93XX56A devices are available, while the 93XX56B devices provide dedicated 16-bit communication. Advanced CMOS technology makes these devices ideal for low-power, nonvolatile memory applications. The entire 93XX Series is available in standard packages including 8-lead PDIP and SOIC, and advanced packaging including 8-lead MSOP, 6-lead SOT-23, 8-lead 2x3 DFN/TDFN and 8-lead TSSOP. All packages are Pb-free (Matte Tin) finish.

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## Package Types (not to scale)



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>(†)</sup>

V <sub>CC</sub> .....	7.0V
All inputs and outputs w.r.t. V <sub>SS</sub> .....	-0.6V to V <sub>CC</sub> +1.0V
Storage temperature .....	-65°C to +150°C
Ambient temperature with power applied.....	-40°C to +125°C
ESD protection on all pins .....	≥ 4 kV

†NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**TABLE 1-1: DC CHARACTERISTICS**

All parameters apply over the specified ranges unless otherwise noted.			Industrial (I): TA = -40°C to +85°C, V <sub>CC</sub> = +1.8V to +5.5V Automotive (E): TA = -40°C to +125°C, V <sub>CC</sub> = +2.5V to +5.5V				
Param. No.	Symbol	Parameter	Min	Typ	Max	Units	Conditions
D1	V <sub>IH1</sub>	High-level input voltage	2.0	—	V <sub>CC</sub> +1	V	V <sub>CC</sub> ≥ 2.7V
	V <sub>IH2</sub>		0.7 V <sub>CC</sub>	—	V <sub>CC</sub> +1	V	V <sub>CC</sub> < 2.7V
D2	V <sub>IL1</sub>	Low-level input voltage	-0.3	—	0.8	V	V <sub>CC</sub> ≥ 2.7V
	V <sub>IL2</sub>		-0.3	—	0.2 V <sub>CC</sub>	V	V <sub>CC</sub> < 2.7V
D3	V <sub>OL1</sub>	Low-level output voltage	—	—	0.4	V	I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> = 4.5V
	V <sub>OL2</sub>		—	—	0.2	V	I <sub>OL</sub> = 100 μA, V <sub>CC</sub> = 2.5V
D4	V <sub>OH1</sub>	High-level output voltage	2.4	—	—	V	I <sub>OH</sub> = -400 μA, V <sub>CC</sub> = 4.5V
	V <sub>OH2</sub>		V <sub>CC</sub> - 0.2	—	—	V	I <sub>OH</sub> = -100 μA, V <sub>CC</sub> = 2.5V
D5	I <sub>LI</sub>	Input leakage current	—	—	±1	μA	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>
D6	I <sub>LO</sub>	Output leakage current	—	—	±1	μA	V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>CC</sub>
D7	C <sub>IN</sub> , C <sub>OUT</sub>	Pin capacitance (all inputs/ outputs)	—	—	7	pF	V <sub>IN</sub> /V <sub>OUT</sub> = 0V ( <b>Note 1</b> ) TA = 25°C, F <sub>CLK</sub> = 1 MHz
D8	I <sub>CC</sub> write	Write current	—	—	2	mA	F <sub>CLK</sub> = 3 MHz, V <sub>CC</sub> = 5.5V
			—	500	—	μA	F <sub>CLK</sub> = 2 MHz, V <sub>CC</sub> = 2.5V
D9	I <sub>CC</sub> read	Read current	—	—	1	mA	F <sub>CLK</sub> = 3 MHz, V <sub>CC</sub> = 5.5V
			—	—	500	μA	F <sub>CLK</sub> = 2 MHz, V <sub>CC</sub> = 3.0V
			—	100	—	μA	F <sub>CLK</sub> = 2 MHz, V <sub>CC</sub> = 2.5V
D10	I <sub>CCS</sub>	Standby current	—	—	1	μA	I – Temp
			—	—	5	μA	E – Temp CLK = CS = 0V ORG = DI = V <sub>SS</sub> or V <sub>CC</sub> ( <b>Note 2</b> ) ( <b>Note 3</b> )
D11	V <sub>POR</sub>	V <sub>CC</sub> voltage detect	—	1.5	—	V	93AA56A/B/C, 93LC56A/B/C
			—	3.8	—	V	( <b>Note 1</b> ) 93C56A/B/C

**Note 1:** This parameter is periodically sampled and not 100% tested.

**2:** ORG pin not available on ‘A’ or ‘B’ versions.

**3:** Ready/Busy status must be cleared from DO; see **Section 3.4 "Data Out (DO)"**.

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

**TABLE 1-2: AC CHARACTERISTICS**


All parameters apply over the specified ranges unless otherwise noted.			Industrial (I): TA = -40°C to +85°C, VCC = +1.8V TO +5.5V Automotive (E): TA = -40°C to +125°C, VCC = +2.5V TO +5.5V			
Param. No.	Symbol	Parameter	Min	Max	Units	Conditions
A1	FCLK	Clock frequency	—	3 2 1	MHz MHz MHz	4.5V ≤ VCC < 5.5V, 93XX56C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A2	TCKH	Clock high time	200 250 450	—	ns ns ns	4.5V ≤ VCC < 5.5V, 93XX56C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A3	TCKL	Clock low time	100 200 450	—	ns ns ns	4.5V ≤ VCC < 5.5V, 93XX56C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A4	TCSS	Chip Select setup time	50 100 250	—	ns ns ns	4.5V ≤ VCC < 5.5V 2.5V ≤ VCC < 4.5V 1.8V ≤ VCC < 2.5V
A5	TCSH	Chip Select hold time	0	—	ns	1.8V ≤ VCC < 5.5V
A6	TCSL	Chip Select low time	250	—	ns	1.8V ≤ VCC < 5.5V
A7	TDIS	Data input setup time	50 100 250	—	ns ns ns	4.5V ≤ VCC < 5.5V, 93XX56C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A8	TDIH	Data input hold time	50 100 250	—	ns ns ns	4.5V ≤ VCC < 5.5V, 93XX56C only 2.5V ≤ VCC < 5.5V 1.8V ≤ VCC < 2.5V
A9	TPD	Data output delay time	—	200 250 400	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A10	TCZ	Data output disable time	—	100 200	ns ns	4.5V ≤ VCC < 5.5V, <b>(Note 1)</b> 1.8V ≤ VCC < 4.5V, <b>(Note 1)</b>
A11	Tsv	Status valid time	—	200 300 500	ns ns ns	4.5V ≤ VCC < 5.5V, CL = 100 pF 2.5V ≤ VCC < 4.5V, CL = 100 pF 1.8V ≤ VCC < 2.5V, CL = 100 pF
A12	TWC	Program cycle time	—	6	ms	Erase/Write mode (AA and LC versions)
A13	TWC		—	2	ms	Erase/Write mode (93C versions)
A14	TEC		—	6	ms	ERAL mode, 4.5V ≤ VCC ≤ 5.5V
A15	TWL		—	15	ms	WRAL mode, 4.5V ≤ VCC ≤ 5.5V
A16	—		Endurance	1M	—	cycles

**Note 1:** This parameter is periodically sampled and not 100% tested.

**2:** This application is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model, which may be obtained from Microchip's web site at [www.microchip.com](http://www.microchip.com).

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

**FIGURE 1-1: SYNCHRONOUS DATA TIMING**



**TABLE 1-3: INSTRUCTION SET FOR X16 ORGANIZATION (93XX56B OR 93XX56C WITH ORG = 1)**

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
ERASE	1	11	X A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	11
ERAL	1	00	1 0 X X X X X X X	—	(RDY/BSY)	11
EWDS	1	00	0 0 X X X X X X X	—	High-Z	11
EWEN	1	00	1 1 X X X X X X X	—	High-Z	11
READ	1	10	X A6 A5 A4 A3 A2 A1 A0	—	D15 – D0	27
WRITE	1	01	X A6 A5 A4 A3 A2 A1 A0	D15 – D0	(RDY/BSY)	27
WRAL	1	00	0 1 X X X X X X X	D15 – D0	(RDY/BSY)	27

**TABLE 1-4: INSTRUCTION SET FOR X8 ORGANIZATION (93XX56A OR 93XX56C WITH ORG = 0)**

Instruction	SB	Opcode	Address	Data In	Data Out	Req. CLK Cycles
ERASE	1	11	X A7 A6 A5 A4 A3 A2 A1 A0	—	(RDY/BSY)	12
ERAL	1	00	1 0 X X X X X X X	—	(RDY/BSY)	12
EWDS	1	00	0 0 X X X X X X X	—	High-Z	12
EWEN	1	00	1 1 X X X X X X X	—	High-Z	12
READ	1	10	X A7 A6 A5 A4 A3 A2 A1 A0	—	D7 – D0	20
WRITE	1	01	X A7 A6 A5 A4 A3 A2 A1 A0	D7 – D0	(RDY/BSY)	20
WRAL	1	00	0 1 X X X X X X X	D7 – D0	(RDY/BSY)	20

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2.0 FUNCTIONAL DESCRIPTION

When the ORG pin (93XX56C) pin is connected to VCC, the (x16) organization is selected. When it is connected to ground, the (x8) organization is selected. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a High-Z state except when reading data from the device, or when checking the Ready/Busy status during a programming operation. The Ready/Busy status can be verified during an Erase/Write operation by polling the DO pin; DO low indicates that programming is still in progress, while DO high indicates the device is ready. DO will enter the High-Z state on the falling edge of CS.

### 2.1 Start Condition

The Start bit is detected by the device if CS and DI are both high with respect to the positive edge of CLK for the first time.

Before a Start condition is detected, CS, CLK and DI may change in any combination (except to that of a Start condition), without resulting in any device operation (Read, Write, Erase, EWEN, EWDS, ERAL or WRAL). As soon as CS is high, the device is no longer in Standby mode.

An instruction following a Start condition will only be executed if the required opcode, address and data bits for any particular instruction are clocked in.

**Note:** When preparing to transmit an instruction, either the CLK or DI signal levels must be at a logic low as CS is toggled active high.

### 2.2 Data In/Data Out (DI/DO)

It is possible to connect the Data In and Data Out pins together. However, with this configuration it is possible for a "bus conflict" to occur during the "dummy zero" that precedes the read operation if A0 is a logic high level. Under such a condition the voltage level seen at Data Out is undefined and will depend upon the relative impedances of Data Out and the signal source driving A0. The higher the current sourcing capability of A0, the higher the voltage at the Data Out pin. In order to limit this current, a resistor should be connected between DI and DO.

## 2.3 Data Protection

All modes of operation are inhibited when VCC is below a typical voltage of 1.5V for '93AA' and '93LC' devices or 3.8V for '93C' devices.

The EWEN and EWDS commands give additional protection against accidentally programming during normal operation.

**Note:** For added protection, an EWDS command should be performed after every write operation and an external 10 kΩ pull-down protection resistor should be added to the CS pin.

After power-up, the device is automatically in the EWDS mode. Therefore, an EWEN instruction must be performed before the initial ERASE or WRITE instruction can be executed.

### Block Diagram



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2.4 Erase

The ERASE instruction forces all data bits of the specified address to the logical '1' state. CS is brought low following the loading of the last address bit. This falling edge of the CS pin initiates the self-timed programming cycle, except on '93C' devices where the rising edge of CLK before the last address bit initiates the write cycle.

The DO pin indicates the Ready/ $\overline{\text{Busy}}$  status of the device if CS is brought high after a minimum of 250 ns low ( $T_{\text{CSL}}$ ). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been erased and the device is ready for another instruction.

**Note:** After the Erase cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/ $\overline{\text{Busy}}$  status from DO.

**FIGURE 2-1: ERASE TIMING FOR 93AA AND 93LC DEVICES**



**FIGURE 2-2: ERASE TIMING FOR 93C DEVICES**



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2.5 Erase All (ERAL)

The Erase All (ERAL) instruction will erase the entire memory array to the logical '1' state. The ERAL cycle is identical to the erase cycle, except for the different opcode. The ERAL cycle is completely self-timed and commences at the falling edge of the CS, except on '93C' devices where the rising edge of CLK before the last data bit initiates the write cycle. Clocking of the CLK pin is not necessary after the device has entered the ERAL cycle.

The DO pin indicates the Ready/ $\overline{\text{Busy}}$  status of the device, if CS is brought high after a minimum of 250 ns low ( $T_{\text{CSL}}$ ).

**Note:** After the ERAL command is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

VCC must be  $\geq 4.5\text{V}$  for proper operation of ERAL.

**FIGURE 2-3: ERAL TIMING FOR 93AA AND 93LC DEVICES**



**FIGURE 2-4: ERAL TIMING FOR 93C DEVICES**





# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C


## 2.6 Erase/Write Disable and Enable (EWDS/EWEN)

The 93XX56A/B/C powers up in the Erase/Write Disable (EWDS) state. All programming modes must be preceded by an Erase/Write Enable (EWEN) instruction.


Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device.

To protect against accidental data disturbance, the EWDS instruction can be used to disable all erase/write functions and should follow all programming operations. Execution of a READ instruction is independent of both the EWEN and EWDS instructions.

**FIGURE 2-5: EWDS TIMING**



**FIGURE 2-6: EWEN TIMING**




## 2.7 Read

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 8-bit (if ORG pin is low or A-version devices) or 16-bit (if ORG pin is high or B-version

devices) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPD). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

**FIGURE 2-7: READ TIMING**



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2.8 Write

The WRITE instruction is followed by 8 bits (if ORG is low or A-version devices) or 16 bits (if ORG pin is high or B-version devices) of data which are written into the specified address. For 93AA56A/B/C and 93LC56A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C56A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit.

The DO pin indicates the Ready/ $\overline{\text{Busy}}$  status of the device, if CS is brought high after a minimum of 250 ns low ( $T_{\text{CSL}}$ ). DO at logical '0' indicates that programming is still in progress. DO at logical '1' indicates that the register at the specified address has been written with the data specified and the device is ready for another instruction.

**Note:** After the Write cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

**FIGURE 2-8: WRITE TIMING FOR 93AA AND 93LC DEVICES**



**FIGURE 2-9: WRITE TIMING FOR 93C DEVICES**



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 2.9 Write All (WRAL)

The Write All (WRAL) instruction will write the entire memory array with the data specified in the command. For 93AA56A/B/C and 93LC56A/B/C devices, after the last data bit is clocked into DI, the falling edge of CS initiates the self-timed auto-erase and programming cycle. For 93C56A/B/C devices, the self-timed auto-erase and programming cycle is initiated by the rising edge of CLK on the last data bit. Clocking of the CLK pin is not necessary after the device has entered the WRAL cycle. The WRAL command does include an automatic ERAL cycle for the device. Therefore, the WRAL instruction does not require an ERAL instruction, but the chip must be in the EWEN status.

The DO pin indicates the Ready/Busy status of the device if CS is brought high after a minimum of 250 ns low (TCSL).

**Note:** After the Write All cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

VCC must be  $\geq 4.5V$  for proper operation of WRAL.

**FIGURE 2-10: WRAL TIMING FOR 93AA AND 93LC DEVICES**



**FIGURE 2-11: WRAL TIMING FOR 93C DEVICES**



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 3.0 PIN DESCRIPTIONS

TABLE 3-1: PIN DESCRIPTIONS

Name	PDIP	SOIC	TSSOP	MSOP	DFN <sup>(1)</sup>	TDFN <sup>(1)</sup>	SOT-23	Rotated SOIC	Function
CS	1	1	1	1	1	1	5	3	Chip Select
CLK	2	2	2	2	2	2	4	4	Serial Clock
DI	3	3	3	3	3	3	3	5	Data In
DO	4	4	4	4	4	4	1	6	Data Out
Vss	5	5	5	5	5	5	2	7	Ground
ORG/NC	6	6	6	6	6	6	—	8	Organization/93XX56C No Internal Connection/ 93XX56A/B
NC	7	7	7	7	7	7	—	1	No Internal Connection
Vcc	8	8	8	8	8	8	6	2	Power Supply

**Note 1:** The exposed pad on the DFN/TDFN packages may be connected to Vss or left floating.

### 3.1 Chip Select (CS)

A high level selects the device; a low level deselects the device and forces it into Standby mode. However, a programming cycle that is already in progress will be completed, regardless of the Chip Select (CS) input signal. If CS is brought low during a program cycle, the device will go into Standby mode as soon as the programming cycle is completed.

CS must be low for 250 ns minimum (T<sub>CSL</sub>) between consecutive instructions. If CS is low, the internal control logic is held in a Reset status.

### 3.2 Serial Clock (CLK)

The Serial Clock is used to synchronize the communication between a master device and the 93XX series device. Opcodes, address and data bits are clocked in on the positive edge of CLK. Data bits are also clocked out on the positive edge of CLK.

CLK can be stopped anywhere in the transmission sequence (at high or low level) and can be continued anytime with respect to Clock High Time (T<sub>CKH</sub>) and Clock Low Time (T<sub>CKL</sub>). This gives the controlling master freedom in preparing opcode, address and data.

CLK is a “don’t care” if CS is low (device deselected). If CS is high, but the Start condition has not been detected (DI = 0), any number of clock cycles can be received by the device without changing its status (i.e., waiting for a Start condition).

CLK cycles are not required during the self-timed write (i.e., auto erase/write) cycle.

After detection of a Start condition the specified number of clock cycles (respectively low-to-high transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address and

data bits before an instruction is executed. CLK and DI then become “don’t care” inputs waiting for a new Start condition to be detected.

### 3.3 Data In (DI)

Data In (DI) is used to clock in a Start bit, opcode, address and data synchronously with the CLK input.

### 3.4 Data Out (DO)

Data Out (DO) is used in the Read mode to output data synchronously with the CLK input (T<sub>PD</sub> after the positive edge of CLK).

This pin also provides Ready/Busy status information during erase and write cycles. Ready/Busy status information is available on the DO pin if CS is brought high after being low for minimum Chip Select low time (T<sub>CSL</sub>) and an erase or write operation has been initiated.

The Status signal is not available on DO if CS is held low during the entire erase or write cycle. In this case, DO is in the High-Z mode. If status is checked after the erase/write cycle, the data line will be high to indicate the device is ready.

**Note:** After a programming cycle is complete, issuing a Start bit and then taking CS low will clear the Ready/Busy status from DO.

### 3.5 Organization (ORG)

When the ORG pin is connected to Vcc or Logic HI, the (x16) memory organization is selected. When the ORG pin is tied to Vss or Logic LO, the (x8) memory organization is selected. For proper operation, ORG must be tied to a valid logic level.

93XX56A devices are always (x8) organization and 93XX56B devices are always (x16) organization.

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 4.0 PACKAGING INFORMATION

### 4.1 Package Marking Information

8-Lead MSOP (150 mil)



Example:



6-Lead SOT-23



Example:



8-Lead PDIP



Example:



8-Lead SOIC



Example:



8-Lead TSSOP



Example:



8-Lead 2x3 DFN



Example:



8-Lead 2x3 TDFN



Example:



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

Part Number	1st Line Marking Codes							
	TSSOP	MSOP	SOT-23		DFN		TDFN	
			I Temp.	E Temp.	I Temp.	E Temp.	I Temp.	E Temp.
93AA56A	A56A	3A56AT	2BNN	—	331	—	E31	—
93AA56B	A56B	3A56BT	2LNN	—	341	—	E41	—
93AA56C	A56C	3A56CT	—	—	351	—	E51	—
93LC56A	L56A	3L56AT	2ENN	2FNN	334	—	E34	E35
93LC56B	L56B	3L56BT	2PNN	2RNN	344	—	E44	E45
93LC56C	L56C	3L56CT	—	—	354	355	E54	E55
93C56A	C56A	3C56AT	2HNN	2JNN	337	—	E37	E38
93C56B	C56B	3C56BT	2TNN	2UNN	347	—	E47	E48
93C56C	C56C	3C56CT	—	—	357	—	E57	E58

**Note:** T = Temperature grade (I, E)  
 NN = Alphanumeric traceability code

<b>Legend:</b>	XX...X	Part number or part number code
	T	Temperature (I, E)
	Y	Year code (last digit of calendar year)
	YY	Year code (last 2 digits of calendar year)
	WW	Week code (week of January 1 is week '01')
	NNN	Alphanumeric traceability code (2 characters for small packages)
	(e3)	Pb-free JEDEC designator for Matte Tin (Sn)
<b>Note:</b>	For very small packages with no room for the Pb-free JEDEC designator (e3), the marking will only appear on the outer carton or reel label.	
<b>Note:</b>	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.	

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	–	–	1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	–	0.15
Overall Width	E	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D	3.00 BSC		
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	$\phi$	0°	–	8°
Lead Thickness	c	0.08	–	0.23
Lead Width	b	0.22	–	0.40

### Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111B

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	6		
Pitch	e	0.95 BSC		
Outside Lead Pitch	e1	1.90 BSC		
Overall Height	A	0.90	-	1.45
Molded Package Thickness	A2	0.89	-	1.30
Standoff	A1	0.00	-	0.15
Overall Width	E	2.20	-	3.20
Molded Package Width	E1	1.30	-	1.80
Overall Length	D	2.70	-	3.10
Foot Length	L	0.10	-	0.60
Footprint	L1	0.35	-	0.80
Foot Angle	$\phi$	0°	-	30°
Lead Thickness	c	0.08	-	0.26
Lead Width	b	0.20	-	0.51

**Notes:**

- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.127 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-028B

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 6-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.95 BSC		
Contact Pad Spacing	C		2.80	
Contact Pad Width (X6)	X			0.60
Contact Pad Length (X6)	Y			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2028A

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	INCHES		
		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	.100 BSC		
Top to Seating Plane	A	–	–	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	–	–
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	c	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	–	–	.430

**Notes:**

- Pin 1 visual index feature may vary, but must be located with the hatched area.
- § Significant Characteristic.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M.




BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-018B

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	1.27 BSC		
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	4.90 BSC		
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1	1.04 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	c	0.17	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.65 BSC		
Overall Height	A	–	–	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	–	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	2.90	3.00	3.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	$\phi$	0°	–	8°
Lead Thickness	c	0.09	–	0.20
Lead Width	b	0.19	–	0.30

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



## RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Dual Flat, No Lead Package (MC) – 2x3x0.9 mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	8		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D	2.00 BSC		
Overall Width	E	3.00 BSC		
Exposed Pad Length	D2	1.30	–	1.55
Exposed Pad Width	E2	1.50	–	1.75
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	–	–

**Notes:**

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123C

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

Dimension Limits	Units	MILLIMETERS		
		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	W2			1.45
Optional Center Pad Length	T2			1.75
Contact Pad Spacing	C1		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2123B

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Microchip Technology Drawing No. C04-129C Sheet 1 of 2

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Number of Pins	N		8		
Pitch	e		0.50 BSC		
Overall Height	A		0.70	0.75	0.80
Standoff	A1		0.00	0.02	0.05
Contact Thickness	A3		0.20 REF		
Overall Length	D		2.00 BSC		
Overall Width	E		3.00 BSC		
Exposed Pad Length	D2		1.20	-	1.60
Exposed Pad Width	E2		1.20	-	1.60
Contact Width	b		0.20	0.25	0.30
Contact Length	L		0.25	0.30	0.45
Contact-to-Exposed Pad	K		0.20	-	-

### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Package is saw singulated
4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129C Sheet 2 of 2

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## 8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.75 mm Body [TDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



		Units	MILLIMETERS		
Dimension Limits			MIN	NOM	MAX
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	W2				1.46
Optional Center Pad Length	T2				1.36
Contact Pad Spacing	C1			3.00	
Contact Pad Width (X8)	X1				0.30
Contact Pad Length (X8)	Y1				0.75
Distance Between Pads	G	0.20			

**Notes:**

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2129A

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

---

## APPENDIX A: REVISION HISTORY

### Revision A (5/2003)

Initial Release.

### Revision B (12/2003)

Corrections to Section 1.0, Electrical Characteristics.  
Section 4.1, 6-Lead SOT-23 package to OT.

### Revision C (4/2005)

Added DFN package.

### Revision D (11/2006)

Updated Package Drawings and Product ID System

### Revision E (3/2007)

Replaced Package Drawings; Revised Product ID System (SOIC-SN package).

### Revision F (5/2008)

Revised Figures 2-1 through 2-4 and Figures 2-8 through 2-11; Revised Package Marking Information; Replaced Package Drawings; Revised Product ID section.

### Revision G (12/2011)

Added TDFN package.

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

---

---

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager Total Pages Sent \_\_\_\_\_

RE: Reader Response

From: Name \_\_\_\_\_

Company \_\_\_\_\_

Address \_\_\_\_\_

City / State / ZIP / Country \_\_\_\_\_

Telephone: (\_\_\_\_\_) \_\_\_\_\_ - \_\_\_\_\_ FAX: (\_\_\_\_\_) \_\_\_\_\_ - \_\_\_\_\_

Application (optional):

Would you like a reply?  Y  N

Device: 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

Literature Number: DS21794G

Questions:

1. What are the best features of this document?

\_\_\_\_\_  
\_\_\_\_\_

2. How does this document meet your hardware and software development needs?

\_\_\_\_\_  
\_\_\_\_\_

3. Do you find the organization of this document easy to follow? If not, why?

\_\_\_\_\_  
\_\_\_\_\_

4. What additions to the document do you think would enhance the structure and subject?

\_\_\_\_\_  
\_\_\_\_\_

5. What deletions from the document could be made without affecting the overall usefulness?

\_\_\_\_\_  
\_\_\_\_\_

6. Is there any incorrect or misleading information (what and where)?

\_\_\_\_\_  
\_\_\_\_\_

7. How would you improve this document?

\_\_\_\_\_  
\_\_\_\_\_



# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<u>PART NO.</u>	<u>X</u>	<u>X</u>	<u>X</u>	<u>/XX</u>
Device	Pinout	Tape & Reel	Temperature Range	Package
<p><b>Device:</b></p> <p>93AA56A: 2K 1.8V Microwire Serial EEPROM            93AA56B: 2K 1.8V Microwire Serial EEPROM            93AA56C: 2K 1.8V Microwire Serial EEPROM w/ORG</p> <p>93LC56A: 2K 2.5V Microwire Serial EEPROM            93LC56B: 2K 2.5V Microwire Serial EEPROM            93LC56C: 2K 2.5V Microwire Serial EEPROM w/ORG</p> <p>93C56A: 2K 5.0V Microwire Serial EEPROM            93C56B: 2K 5.0V Microwire Serial EEPROM            93C56C: 2K 5.0V Microwire Serial EEPROM w/ORG</p>				
<p><b>Pinout:</b></p> <p>Blank = Standard pinout            X = Rotated pinout</p>				
<p><b>Tape &amp; Reel:</b></p> <p>Blank = Standard packaging            T = Tape &amp; Reel</p>				
<p><b>Temperature Range:</b></p> <p>I = -40°C to +85°C            E = -40°C to +125°C</p>				
<p><b>Package:</b></p> <p>MS = Plastic MSOP (Micro Small outline), 8-lead            OT = Plastic SOT-23, 6-lead (Tape &amp; Reel only)            P = Plastic DIP (300 mil body), 8-lead            SN = Plastic SOIC (3.90 mm body), 8-lead            ST = Plastic TSSOP (4.4 mm body), 8-lead            MC = Plastic DFN (2x3x0.90 mm body), 8-lead            MNY<sup>(1)</sup> = Plastic TDFN (2x3x0.75 mm body), 8-lead (Tape &amp; Reel only)</p>				
<p><b>Note 1:</b> "Y" indicates a Nickel Palladium Gold (NiPdAu) finish.</p>				
<p><b>Examples:</b></p> <p>a) 93AA56C-I/P: 2K, 256x8 or 128x16 Serial EEPROM, PDIP package, 1.8V            b) 93AA56B-I/MS: 2K, 128x16 Serial EEPROM, MSOP package, 1.8V            c) 93AA56AT-I/OT: 2K, 256x8 Serial EEPROM, SOT-23 package, tape and reel, 1.8V            d) 93AA56CT-I/SN: 2K, 256x8 or 128x16 Serial EEPROM, SOIC package, tape and reel, 1.8V</p> <p>a) 93LC56A-I/MS: 2K, 256x8 Serial EEPROM, MSOP package, 2.5V            b) 93LC56BT-I/OT: 2K, 128x16 Serial EEPROM, SOT-23 package, tape and reel, 2.5V            c) 93LC56B-I/ST: 2K, 128x16 Serial EEPROM, TSSOP package, 2.5V            d) 93LC56CT-I/MNY: 2K, 256x8 or 128x16 Serial EEPROM, TDFN package, tape and reel, 2.5V</p> <p>a) 93C56B-I/MS: 2K, 128x16 Serial EEPROM, MSOP package, 5.0V            b) 93C56C-I/SN: 2K, 256x8 or 128x16 Serial EEPROM, SOIC package, 5.0V            c) 93C56AT-I/OT: 2K, 256x8 Serial EEPROM, SOT-23 package, tape and reel, 5.0V            d) 93C56BX-I/SN: 2K, 128x16 Serial EEPROM, rotated SOIC package, 5.0V</p>				

# 93AA56A/B/C, 93LC56A/B/C, 93C56A/B/C

---

---

NOTES:

---

**Note the following details of the code protection feature on Microchip devices:**

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

---

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

**Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICKit, PICtail, REAL ICE, rLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.

ISBN: 978-1-61341-887-1

**QUALITY MANAGEMENT SYSTEM**  
**CERTIFIED BY DNV**  
**== ISO/TS 16949:2009 ==**

*Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.*



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Farmington Hills, MI  
Tel: 248-538-2250  
Fax: 248-538-2260

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Santa Clara**  
Santa Clara, CA  
Tel: 408-961-6444  
Fax: 408-961-6445

**Toronto**  
Mississauga, Ontario,  
Canada  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
Hong Kong  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Hangzhou**  
Tel: 86-571-2819-3187  
Fax: 86-571-2819-3189

**China - Hong Kong SAR**  
Tel: 852-2401-1200  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8203-2660  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-2566-1512  
Fax: 91-20-2566-1513

**Japan - Osaka**  
Tel: 81-66-152-7160  
Fax: 81-66-152-9310

**Japan - Yokohama**  
Tel: 81-45-471-6166  
Fax: 81-45-471-6122

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-536-4818  
Fax: 886-7-330-9305

**Taiwan - Taipei**  
Tel: 886-2-2500-6610  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**UK - Wokingham**  
Tel: 44-118-921-5869  
Fax: 44-118-921-5820

11/29/11