

Features

- ◆ Ideal for high-performance processor secondary cache
- ◆ Commercial (0°C to +70°C) and Industrial (-40°C to +85°C) temperature range options
- ◆ Fast access times:
 - Commercial and Industrial: 12/15/20ns
- ◆ Low standby current (maximum):
 - 2mA full standby
- ◆ Small packages for space-efficient layouts:
 - 28-pin 300 mil SOJ
 - 28-pin TSOP Type I
- ◆ Produced with advanced high-performance CMOS technology
- ◆ Inputs and outputs are LVTTTL-compatible
- ◆ Single 3.3V(±0.3V) power supply
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Green parts available, see ordering information

Description


The IDT71V256SA is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using a high-performance, high-reliability CMOS technology.

The IDT71V256SA has outstanding low power characteristics while at the same time maintaining very high performance. Address access times of as fast as 12ns are ideal for 3.3V secondary cache in 3.3V desktop designs.


When power management logic puts the IDT71V256SA in standby mode, its very low power characteristics contribute to extended battery life. By taking CS HIGH, the SRAM will automatically go to a low power standby mode and will remain in standby as long as CS remains HIGH. Furthermore, under full standby mode (CS at CMOS level, f=0), power consumption is guaranteed to always be less than 6.6mW and typically will be much smaller.

The IDT71V256SA is packaged in a 28-pin 300 mil SOJ and a 28-pin 300 mil TSOP Type I.

Functional Block Diagram



Pin Configurations⁽¹⁾



DIP/SOJ
Top View



TSOP
Top View

NOTE:

- This text does not indicate orientation of actual part-marking.

Pin Descriptions

Name	Description
A ₀ - A ₁₄	Addresses
I/O ₀ - I/O ₇	Data Input/Output
\overline{CS}	Chip Select
\overline{WE}	Write Enable
\overline{OE}	Output Enable
GND	Ground
V _{CC}	Power

3101 tbl 01

Truth Table⁽¹⁾

\overline{WE}	\overline{CS}	\overline{OE}	I/O	Function
X	H	X	High-Z	Standby (I _{SB})
X	V _{HC}	X	High-Z	Standby (I _{SB1})
H	L	H	High-Z	Output Disable
H	L	L	DOUT	Read
L	L	X	DIN	Write

3101 tbl 02

NOTE:

- H = V_{IH}, L = V_{IL}, X = Don't Care

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l	Unit
V _{CC}	Supply Voltage Relative to GND	-0.5 to +4.6	V
V _{TERM} ⁽²⁾	Terminal Voltage Relative to GND	-0.5 to V _{CC} +0.5	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

3101 tbl 03

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Input, Output, and I/O terminals; 4.6V maximum.

Capacitance

(T_A = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	7	pF

3101 tbl 04

NOTE:

- This parameter is determined by device characterization, but is not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V
Industrial	-40°C to +85°C	0V	3.3V ± 0.3V

3101 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage - Inputs	2.0	—	V _{CC} + 0.3	V
V _{IH}	Input High Voltage - I/O	2.0	—	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

3101 tbl 06

NOTE:

- V_{IL} (min.) = -2.0V for pulse width less than 5ns, once per cycle.

DC Electrical Characteristics⁽¹⁾

(V_{CC} = 3.3V ± 0.3V, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	71V256SA12	71V256SA15	71V256SA20	Unit
I _{CC}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽²⁾	90	85	85	mA
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} = V_{IH}$, V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽²⁾	20	20	20	mA
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, V _{CC} = Max., Outputs Open, f = 0 ⁽²⁾ , V _{IN} ≤ V _{LC} or V _{IN} ≥ V _{HC}	2	2	2	mA

3101 tbl 07

NOTES:

- All values are maximum guaranteed values.
- f_{MAX} = 1/TRC, only address inputs cycling at f_{MAX}; f = 0 means that no inputs are cycling.

DC Electrical Characteristics

(V_{CC} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	IDT71V256SA			Unit
			Min.	Typ.	Max.	
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	—	2	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., $\overline{CS} = V_{IH}$, V _{OUT} = GND to V _{CC}	—	—	2	μA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	—	—	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	—	—	V

3101 tbl 08

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

3101 tbl 09




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

*Includes scope and jig capacitances

AC Electrical Characteristics

(VCC = 3.3V ± 0.3V, Commercial and Industrial Temperature Ranges)


Symbol	Parameter	71V256SA12		71V256SA15		71V256SA20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle								
t _{RC}	Read Cycle Time	12	—	15	—	20	—	ns
t _{AA}	Address Access Time	—	12	—	15	—	20	ns
t _{ACS}	Chip Select Access Time	—	12	—	15	—	20	ns
t _{CLZ} ⁽¹⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	ns
t _{CHZ} ⁽¹⁾	Chip Select to Output in High-Z	0	8	0	9	0	10	ns
t _{OE}	Output Enable to Output Valid	—	6	—	7	—	8	ns
t _{OLZ} ⁽¹⁾	Output Enable to Output in Low-Z	3	—	0	—	0	—	ns
t _{OHZ} ⁽¹⁾	Output Disable to Output in High-Z	2	6	0	7	0	8	ns
t _{OH}	Output Hold from Address Change	3	—	3	—	3	—	ns
Write Cycle								
t _{WC}	Write Cycle Time	12	—	15	—	20	—	ns
t _{AW}	Address Valid to End-of-Write	9	—	10	—	15	—	ns
t _{CW}	Chip Select to End-of-Write	9	—	10	—	15	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	9	—	10	—	15	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	ns
t _{DW}	Data to Write Time Overlap	6	—	7	—	8	—	ns
t _{DH}	Data Hold from Write Time	0	—	0	—	0	—	ns
t _{OW} ⁽¹⁾	Output Active from End-of-Write	4	—	4	—	4	—	ns
t _{WHZ} ⁽¹⁾	Write Enable to Output in High-Z	1	8	1	9	1	10	ns

3101 tbl 10

NOTE:

1. This parameter guaranteed with the AC test load (Figure 2) by device characterization, but is not production tested.


Timing Waveform of Read Cycle No. 1⁽¹⁾




NOTES:

1. \overline{WE} is HIGH for Read cycle.
2. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Read Cycle No. 2^(1,2,4)




Timing Waveform of Read Cycle No. 3^(1,3,4)



NOTES:

1. \overline{WE} is HIGH for Read cycle.
2. Device is continuously selected, \overline{CS} is LOW.
3. Address valid prior to or coincident with \overline{CS} transition LOW.
4. \overline{OE} is LOW.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled Timing)^(1,2,4,6)




3101 drw 09

NOTES:

1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
3. During this period, I/O pins are in the output state so that the input signals must not be applied.
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.
6. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

Timing Waveform of Write Cycle No. 2 (\overline{CS} Controlled Timing)^(1,2,3,4)




3101 drw 10

NOTES:

1. \overline{WE} or \overline{CS} must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. If \overline{OE} is LOW during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{WP} or $(t_{WHZ} + t_{DW})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

Ordering Information



* Available in TSOP package only.

NOTE:

3101 drw 11

1. Contact your local sales office for industrial temp. range for other speeds, packages and powers.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
12	71V256SA12PZG	PZG28	TSOP	C
	71V256SA12PZG8	PZG28	TSOP	C
	71V256SA12PZGI	PZG28	TSOP	I
	71V256SA12PZGI8	PZG28	TSOP	I
	71V256SA12YG	PJG28	SOJ	C
	71V256SA12YG8	PJG28	SOJ	C
	71V256SA12YGI	PJG28	SOJ	I
	71V256SA12YGI8	PJG28	SOJ	I
15	71V256SA15PZG	PZG28	TSOP	C
	71V256SA15PZG8	PZG28	TSOP	C
	71V256SA15PZGI	PZG28	TSOP	I
	71V256SA15PZGI8	PZG28	TSOP	I
	71V256SA15YG	PJG28	SOJ	C
	71V256SA15YG8	PJG28	SOJ	C
	71V256SA15YGI	PJG28	SOJ	I
	71V256SA15YGI8	PJG28	SOJ	I
20	71V256SA20PZG	PZG28	TSOP	C
	71V256SA20PZG8	PZG28	TSOP	C
	71V256SA20PZGI	PZG28	TSOP	I
	71V256SA20PZGI8	PZG28	TSOP	I

Datasheet Document History

1/7/00		Updated to new format
	Pg. 1, 3, 4, 7	Expanded Industrial Temperature offerings
	Pg. 1, 2, 7	Removed 28-pin 300 mil plastic DIP package offering
	Pg. 6	Removed Note No. 1 from Write Cycle No. 1 diagram; renumbered notes and footnotes
	Pg. 7	Revised Ordering Information
	Pg. 8	Added Datasheet Document History
08/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"
06/21/02	Pg. 7	Added tape and reel option to the ordering information
01/30/04	Pg. 7	Added "restricted hazardous substance device" to order information.
02/20/09	Pg. 7	Removed "IDT" from ordering parts
06/11/12	Pg. 3	Corrected Recommended DC Operation Conditions Max V_{IH} from 5.0 to $V_{CC}+0.3V$
	Pg. 7	Added Green designator to ordering information
	Pg. 7	Corrected footnote in the ordering information from "available in SOJ package only" to "available in TSOP package only"
07/24/14	Pg.7	Added tube or tray to the ordering information
08/18/15	Pg.1 & 7	Removed commercial 10ns speed offering & added green parts available to features
	Pg.2 & 7	Removed "-X" extensions from all pin configurations SOJ28 & TSOP28
	Pg. 3 & 4	Removed commercial 10ns speed offering columns from the DC & AC Elec tables
	Pg.7	Updated the Industrial and Green footnotes in the Ordering Information
06/02/20	Pg.1 - 9	Rebranded as Renesas datasheet
	Pg.2 & 7	Updated package codes
	Pg.7	Added Orderable Part Information

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.