

LMH6551Q Differential, High Speed Op Amp

Check for Samples: LMH6551Q

FEATURES

- 370 MHz -3 dB Bandwidth ($V_{OUT} = 0.5 V_{PP}$)
- 50 MHz 0.1 dB Bandwidth
- 2400 V/µs Slew Rate
- 18 ns Settling Time to 0.05%
- -94/-96 dB HD2/HD3 @ 5 MHz
- LMH6551Q is AEC-Q100 Grade 1 Qualified and is Manufactured on an Automotive Grade Flow

APPLICATIONS

- **Differential AD Driver**
- Video Over Twisted Pair
- **Differential Line Driver**
- Single End to Differential Converter
- **High Speed Differential Signaling**
- IF/RF Amplifier
- SAW Filter Buffer/Driver
- **Automotive**


Typical Application

DESCRIPTION

The LMH™6551Q is a high performance voltage feedback differential amplifier. The LMH6551Q has the high speed and low distortion necessary for driving high performance ADCs as well as the current handling capability to drive signals over balanced transmission lines like CAT 5 data cables. The LMH6551Q can handle a wide range of video and data formats.

With external gain set resistors, the LMH6551Q can be used at any desired gain. Gain flexibility coupled with high speed makes the LMH6551Q suitable for use as an IF amplifier in high performance communications equipment.

The LMH6551Q is available in the VSSOP package.



For $R_M \ll R_G$:

DesignTarget:

$$\begin{aligned} A_{_{V}} &= \frac{V_{_{O}}}{V_{_{I}}} \cong \frac{R_{_{F}}}{R_{_{G}}} \\ R_{_{IN}} &\cong \frac{2R_{_{G}}(1+A_{_{V}})}{2+A_{_{V}}} \end{aligned} \qquad 1) \operatorname{Set} R_{_{T}} = \frac{1}{\frac{1}{R_{_{S}}} - \frac{1}{R_{_{IN}}}} \\ 2) \operatorname{Set} R_{_{M}} &= R_{_{T}} \parallel R_{_{S}} \end{aligned}$$

1) Set
$$R_{T} = \frac{1}{\frac{1}{R_{S}} - \frac{1}{R_{IN}}}$$

2) Set
$$R_{M} = R_{T} \mid\mid R_{S}$$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LMH is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



Connection Diagram




Figure 1. Top View 8-Pin VSSOP See Package Number DGK



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

, about and maximum readings		
ESD Tolerance (3)	Human Body Model	2000V
	Machine Model	200V
Supply Voltage	13.2V	
Common Mode Input Voltage		±Vs
Maximum Input Current (pins 1, 2, 7, 8)		30mA
Maximum Output Current (pins 4, 5)		(4)
Maximum Junction Temperature	150°C	
Soldering Information: http://www.ti.com/li	t/SNOA549	

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Human body model: 1.5 kΩ in series with 100 pF. Machine model: 0Ω in series with 200pF.
- (4) The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

Operating Ratings (1)

Operating Temperature Range	−40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Total Supply Voltage	3V to 11V
Package Thermal Resistance (θ _{JA}) ⁽²⁾	
8-Pin VSSOP	159°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
- (2) The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} and T_A . The maximum allowable power dissipation at any ambient temperature is $P_{D} = (T_{J(MAX)} T_A)/\theta_{JA}$. All numbers apply for package soldered directly into a 4 layer PC board with zero air flow.



±5V Electrical Characteristics (1)

Single ended in differential out, T_A = 25°C, G = +1, V_S = ±5V, V_{CM} = 0V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
AC Perform	nance (Differential)					
SSBW	Small Signal -3 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$		370		MHz
LSBW	Large Signal -3 dB Bandwidth	V _{OUT} = 2 V _{PP}		340		MHz
	Large Signal -3 dB Bandwidth	$V_{OUT} = 4 V_{PP}$		320		MHz
	0.1 dB Bandwidth	V _{OUT} = 2 V _{PP}		50		MHz
	Slew Rate	4V Step ⁽⁴⁾		2400		V/µs
	Rise/Fall Time	2V Step		1.8		ns
	Settling Time	2V Step, 0.05%		18		ns
V _{CM} Pin A	C Performance (Common Mode Feedb	ack Amplifier)				
	Common Mode Small Signal Bandwidth	V _{CM} bypass capacitor removed		200		MHz
Distortion	and Noise Response					
HD2		$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-94		dBc
HD2		$V_{O} = 2 V_{PP}, f = 20MHz, R_{L} = 800\Omega$		-85		dBc
HD3		$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-96		dBc
HD3		$V_{O} = 2 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-72		dBc
e _n	Input Referred Voltage Noise	Freq ≥ 1 MHz		6.0		nV/√ Hz
i _n	Input Referred Noise Current	Freq ≥ 1 MHz		1.5		pA/√ Hz
Input Char	acteristics (Differential)					
V _{OSD}	Input Offset Voltage	Differential Mode, $V_{ID} = 0$, $V_{CM} = 0$		0.5	±4 ±6	mV
	Input Offset Voltage Average Temperature Drift	(5)		-0.8		μV/°C
I _{BI}	Input Bias Current	(6)		-4	0 -10	μA
	Input Bias Current Average Temperature Drift	(5)		-2.6		nA/°C
	Input Bias Difference	Difference in Bias currents between the two inputs		0.03		μΑ
CMRR	Common Mode Rejection Ratio	DC, $V_{CM} = 0V$, $V_{ID} = 0V$	70	80		dBc
R _{IN}	Input Resistance	Differential		5		МΩ
C _{IN}	Input Capacitance	Differential		1		pF
CMVR	Input Common Mode Voltage Range	CMRR > 53dB	+3.1 -4.6	+3.2 -4.7		V

Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods.

Product Folder Links: LMH6551Q

Typical numbers are the most likely parametric norm.

Slew Rate is the average of the rising and falling edges.

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Negative input current implies current flowing out of the device.



±5V Electrical Characteristics (1) (continued)

Single ended in differential out, T_A = 25°C, G = +1, V_S = ±5V, V_{CM} = 0V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
V _{CM} Pin Inp	out Characteristics (Common Mode Fee	edback Amplifier)				
V _{OSC}	Input Offset Voltage	Common Mode, V _{ID} = 0		0.5	±5 ±8	mV
	Input Offset Voltage Average Temperature Drift	(7)		8.2		μV/°C
	Input Bias Current	(8)		-2		μΑ
	V _{CM} CMRR	V_{ID} = 0V, 1V step on V_{CM} pin, measure V_{OD}	70	75		dB
	Input Resistance			25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Per	rformance					
	Output Voltage Swing	Single Ended, Peak to Peak	±7.38 ±7.18	±7.8		V
	Output Common Mode Voltage Range	V _{ID} = 0 V,	±3.69	±3.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V	±50	±65		mA
I _{SC}	Short Circuit Current	Output Shorted to Ground V _{IN} = 3V Single Ended ⁽⁹⁾ I		140		mA
	Output Balance Error	ΔV_{OUT} Common Mode $/\Delta V_{OUT}$ Differential, $V_{OUT} = 0.5 \text{ Vpp}$ Differential, f = 10 MHz		-70		dB
Miscellane	ous Performance					
A _{VOL}	Open Loop Gain	Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 1V$	71	90		dB
	Supply Current	R _L = ∞	11	12.5	14.5 16.5	mA

- (7) Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.
- (8) Negative input current implies current flowing out of the device.
- 9) The maximum output current (I_{OUT}) is determined by device power dissipation limitations.

5V Electrical Characteristics (1)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 5V, V_{CM} = 2.5V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 0.5 V_{PP}$		350		MHz
LSBW	Large Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 2 V_{PP}$		300		MHz
	0.1 dB Bandwidth	$V_{OUT} = 2 V_{PP}$		50		MHz
	Slew Rate	4V Step ⁽⁴⁾		1800		V/µs
	Rise/Fall Time, 10% to 90%	4V Step		2		ns
	Settling Time	4V Step, 0.05%		17		ns
V _{CM} Pin AC	Performance (Common Mode Fee	dback Amplifier)				
	Common Mode Small Signal Bandwidth			170		MHz

- (1) Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where T_J > T_A.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods.
- (3) Typical numbers are the most likely parametric norm.
- (4) Slew Rate is the average of the rising and falling edges.

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



5V Electrical Characteristics (1) (continued)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 5V, V_{CM} = 2.5V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
Distortion	and Noise Response					
HD2	2 nd Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L}=800\Omega$		-84		dBc
HD2		$V_{O} = 2 V_{PP}, f = 20 \text{ MHz}, R_{L} = 800\Omega$		-69		dBc
HD3	3 rd Harmonic Distortion	$V_{O} = 2 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-93		dBc
HD3		$V_{O} = 2 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-67		dBc
e _n	Input Referred Noise Voltage	Freq ≥ 1 MHz		6.0		nV/√ Hz
i _n	Input Referred Noise Current	Freq ≥ 1 MHz		1.5		pA/√ Hz
Input Cha	racteristics (Differential)	'		II.	11	
V _{OSD}	Input Offset Voltage	Differential Mode, V _{ID} = 0, V _{CM} = 0		0.5	±4 ±6	mV
	Input Offset Voltage Average Temperature Drift	(5)		-0.8		μV/°C
I _{BIAS}	Input Bias Current	(6)		-4	0 -10	μΑ
	Input Bias Current Average Temperature Drift	(5)		-3		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.03		μΑ
CMRR	Common-Mode Rejection Ratio	DC, $V_{ID} = 0V$	70	78		dBc
	Input Resistance	Differential		5		ΜΩ
	Input Capacitance	Differential		1		pF
V _{ICM}	Input Common Mode Range	CMRR > 53 dB	+3.1 +0.4	+3.2 +0.3		
V _{CM} Pin In	put Characteristics (Common Mode	Feedback Amplifier)				
	Input Offset Voltage	Common Mode, V _{ID} = 0		0.5	±5 ±8	mV
	Input Offset Voltage Average Temperature Drift			5.8		μV/°C
	Input Bias Current			3		μΑ
	V _{CM} CMRR	$V_{ID} = 0$, 1V step on V_{CM} pin, measure V_{OD}	70	75		dB
	Input Resistance	V _{CM} pin to ground		25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$	0.995	0.999	1.005	V/V
Output Pe	erformance	•				
V _{OUT}	Output Voltage Swing	Single Ended, Peak to Peak, $V_S = \pm 2.5V$, $V_{CM} = 0V$	±2.4	±2.8		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V Differential	±45	±60		mA
I _{SC}	Output Short Circuit Current	Output Shorted to Ground V _{IN} = 3V Single Ended ⁽⁷⁾		230		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$, $V_{CM}pin = 1.2V$ and 3.8V	1.23 3.72	1.20 3.80		V
	Output Balance Error	$ \begin{array}{l} \Delta V_{OUT} Common \ Mode \ / \Delta V_{OUT} D If ferential, \\ V_{OUT} = 1 Vpp \ Differential, \ f = 10 \ MHz \end{array} $		-65		dB
Miscellan	eous Performance					
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5V$	71	88		dB
Is	Supply Current	R _L = ∞	10	11.5	13.5 15.5	mA

 ⁽⁵⁾ Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.
 (6) Negative input current implies current flowing out of the device.

Product Folder Links: LMH6551Q

The maximum output current (I_{OUT}) is determined by device power dissipation limitations.



3.3V Electrical Characteristics (1)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 3.3V, V_{CM} = 1.65V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units		
SSBW	Small Signal -3 dB Bandwidth	$R_L = 500\Omega$, $V_{OUT} = 0.5 V_{PP}$		320		MHz		
LSBW Large Signal -3 dB Bandwidth		$R_L = 500\Omega$, $V_{OUT} = 1 V_{PP}$		300		MHz		
	Slew Rate	1V Step ⁽⁴⁾		700		V/µs		
	Rise/Fall Time, 10% to 90%	1V Step		2		ns		
V _{CM} Pin A	Performance (Common Mode Fe	edback Amplifier)	*		-	-		
	Common Mode Small Signal Bandwidth	ommon Mode Small Signal 95						
Distortion	and Noise Response		<u> </u>					
HD2	2 nd Harmonic Distortion	$V_{O} = 1 V_{PP}, f = 5 MHz, R_{L} = 800\Omega$		-93		dBc		
HD2		$V_{O} = 1 V_{PP}, f = 20 MHz, R_{L} = 800\Omega$		-74		dBc		
HD3	3 rd Harmonic Distortion	$V_{O} = 1V_{PP}, f = 5 \text{ MHz}, R_{L} = 800\Omega$		-85		dBc		
HD3		$V_{O} = 1V_{PP}, f = 20 \text{ MHz}, R_{L} = 800\Omega$		-69		dBc		

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that $T_J = T_A$. No specification of parametric performance is indicated in the electrical tables under conditions of internal self-heating where $T_J > T_A$. Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical

Quality Control (SQC) methods.

Typical numbers are the most likely parametric norm.

Slew Rate is the average of the rising and falling edges.



3.3V Electrical Characteristics (1) (continued)

Single ended in differential out, T_A = 25°C, G = +1, V_S = 3.3V, V_{CM} = 1.65V, R_F = R_G = 365 Ω , R_L = 500 Ω ; Unless specified **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min ⁽²⁾	Typ ⁽³⁾	Max ⁽²⁾	Units
Input Char	acteristics (Differential)					
V _{OSD}	Input Offset Voltage	Differential Mode, V _{ID} = 0, V _{CM} = 0		1		mV
	Input Offset Voltage Average Temperature Drift	(5)		1.6		μV/°C
I _{BIAS}	Input Bias Current	(6)		-8		μA
	Input Bias Current Average Temperature Drift	(5)		9.5		nA/°C
	Input Bias Current Difference	Difference in Bias currents between the two inputs		0.3		μΑ
CMRR	Common-Mode Rejection Ratio	DC, V _{ID} = 0V		78		dBc
	Input Resistance	Differential		5		ΜΩ
	Input Capacitance	Differential		1		pF
V _{ICM}	Input Common Mode Range	CMRR > 53 dB		+1.5 +0.3		
V _{CM} Pin Inp	out Characteristics (Common Mode	Feedback Amplifier)				
	Input Offset Voltage	Common Mode, V _{ID} = 0		1	±5	mV
	Input Offset Voltage Average Temperature Drift			18.6		μV/°C
	Input Bias Current			3		μA
	V _{CM} CMRR	$V_{ID} = 0$, 1V step on V_{CM} pin, measure V_{OD}		60		dB
	Input Resistance	V _{CM} pin to ground		25		kΩ
	Common Mode Gain	$\Delta V_{O,CM}/\Delta V_{CM}$		0.999		V/V
Output Per	rformance					
V _{OUT}	Output Voltage Swing	Single Ended, Peak to Peak, V _S = 3.3V, V _{CM} = 1.65V	±0.75	±0.9		V
I _{OUT}	Linear Output Current	V _{OUT} = 0V Differential	±30	±40		mA
I _{SC}	Output Short Circuit Current	Output Shorted to Ground V _{IN} = 2V Single Ended ⁽⁷⁾		200		mA
CMVR	Output Common Mode Voltage Range	$V_{ID} = 0$, $V_{CM}pin = 1.2V$ and 2.1V		2.1 1.2		V
	Output Balance Error	$ \begin{array}{l} \Delta V_{OUT} Common \ Mode \ / \Delta V_{OUT} D \ If ferential, \\ V_{OUT} = 1 Vpp \ Differential, \ f = 10 \ MHz \end{array} $		-65		dB
Miscellane	ous Performance					
	Open Loop Gain	DC, Differential		70		dB
PSRR	Power Supply Rejection Ratio	DC, $\Delta V_S = \pm 0.5V$		75		dB
I _S	Supply Current	R _L = ∞		8		mA

Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

Product Folder Links: LMH6551Q


Negative input current implies current flowing out of the device.


The maximum output current (I_{OUT}) is determined by device power dissipation limitations.





Typical Performance Characteristics


 $(T_A = 25^{\circ}C, V_S = \pm 5V, R_L = 500\Omega, R_F = R_G = 365\Omega; Unless Specified).$












FREQUENCY (MHz)

Figure 5.

Frequency Response





Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = \pm 5V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).




Figure 8.






Figure 10.








Figure 9.

Output Common Mode Pulse Response




Figure 11.






Figure 13.



Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = \pm 5V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).






Figure 14.




Minimum V_{OUT} vs. I_{OUT}



Distortion vs. Supply Voltage (Split Supplies) -30 V_{OUT} = 2 V_{PP} f = 5 MHz -40 $V_{CM} = V_S/2$ -50 DISTORTION (dBc) -60 -70 HD3 -80 -90 HD2 -100 3

SUPPLY VOLTAGE (V) **Figure 15.**



Closed Loop Output Impedance




Figure 19.



Typical Performance Characteristics (continued)

(T_A = 25°C, V_S = \pm 5V, R_L = 500 Ω , R_F = R_G = 365 Ω ; Unless Specified).




Figure 20.





Figure 22.



Closed Loop Output Impedance




Figure 21.




Figure 23.




Figure 25.



APPLICATION SECTION

The LMH6551Q is a fully differential amplifier designed to provide low distortion amplification to wide bandwidth differential signals. The LMH6551Q, though fully integrated for ultimate balance and distortion performance, functionally provides three channels. Two of these channels are the V^+ and V^- signal path channels, which function similarly to inverting mode operational amplifiers and are the primary signal paths. The third channel is the common mode feedback circuit. This is the circuit that sets the output common mode as well as driving the V^+ and V^- outputs to be equal magnitude and opposite phase, even when only one of the two input channels is driven. The common mode feedback circuit allows single ended to differential operation.

The LMH6551Q is a voltage feedback amplifier with gain set by external resistors. Output common mode voltage is set by the V_{CM} pin. This pin should be driven by a low impedance reference and should be bypassed to ground with a 0.1 μ F ceramic capacitor. Any signal coupling into the V_{CM} will be passed along to the output and will reduce the dynamic range of the amplifier.

FULLY DIFFERENTIAL OPERATION

The LMH6551Q will perform best when used with split supplies and in a fully differential configuration. See Figure 26 and Figure 27 for recommended circuits.




Figure 26. Typical Application

The circuit shown in Figure 26 is a typical fully differential application as might be used to drive an ADC. In this circuit closed loop gain, $(A_V) = V_{OUT}/V_{IN} = R_F/R_G$. For all the applications in this data sheet V_{IN} is presumed to be the voltage presented to the circuit by the signal source. For differential signals this will be the difference of the signals on each input (which will be double the magnitude of each individual signal), while in single ended inputs it will just be the driven input signal.

The resistors R_O help keep the amplifier stable when presented with a load C_L as is typical in an analog to digital converter (ADC). When fed with a differential signal, the LMH6551 provides excellent distortion, balance and common mode rejection provided the resistors R_F , R_G and R_O are well matched and strict symmetry is observed in board layout. With a DC CMRR of over 80dB, the DC and low frequency CMRR of most circuits will be dominated by the external resistors and board trace resistance. At higher frequencies board layout symmetry becomes a factor as well. Precision resistors of at least 0.1% accuracy are recommended and careful board layout will also be required.







Figure 27. Fully Differential Cable Driver

With up to 15 V_{PP} differential output voltage swing and 80 mA of linear drive current the LMH6551Q makes an excellent cable driver as shown in Figure 27. The LMH6551Q is also suitable for driving differential cables from a single ended source.

The LMH6551Q requires supply bypassing capacitors as shown in Figure 28 and Figure 29. The 0.01 μ F and 0.1 μ F capacitors should be leadless SMT ceramic capacitors and should be no more than 3 mm from the supply pins. The SMT capacitors should be connected directly to a ground plane. Thin traces or small vias will reduce the effectiveness of bypass capacitors. Also shown in both figures is a capacitor from the V_{CM} pin to ground. The V_{CM} pin is a high impedance input to a buffer which sets the output common mode voltage. Any noise on this input is transferred directly to the output. Output common mode noise will result in loss of dynamic range, degraded CMRR, degraded Balance and higher distortion. The V_{CM} pin should be bypassed even if the pin in not used. There is an internal resistive divider on chip to set the output common mode voltage to the mid point of the supply pins. The impedance looking into this pin is approximately 25 k Ω . If a different output common mode voltage is desired drive this pin with a clean, accurate voltage reference.






Figure 28. Split Supply Bypassing Capacitors

Figure 29. Single Supply Bypassing Capacitors



SINGLE ENDED INPUT TO DIFFERENTIAL OUTPUT

The LMH6551Q provides excellent performance as an active balun transformer. Figure 30 shows a typical application where an LMH6551Q is used to produce a differential signal from a single ended source.

In single ended input operation the output common mode voltage is set by the V_{CM} pin as in fully differential mode. Also, in this mode the common mode feedback circuit must recreate the signal that is not present on the unused differential input pin. Figure 25 is the measurement of the effectiveness of this process. The common mode feedback circuit is responsible for ensuring balanced output with a single ended input. Balance error is defined as the amount of input signal that couples into the output common mode. It is measured as a the undesired output common mode swing divided by the signal on the input. Balance error can be caused by either a channel to channel gain error, or phase error. Either condition will produce a common mode shift. Figure 25 measures the balance error with a single ended input as that is the most demanding mode of operation for the amplifier.

Supply and V_{CM} pin bypassing are also critical in this mode of operation. See the above section on FULLY DIFFERENTIAL OPERATION for bypassing recommendations and also see Figure 28 and Figure 29 for recommended supply bypassing configurations.




Figure 30. Single Ended In to Differential Out



SINGLE SUPPLY OPERATION

The input stage of the LMH6551Q has a built in offset of 0.7V towards the lower supply to accommodate single supply operation with single ended inputs. As shown in Figure 30, the input common mode voltage is less than the output common voltage. It is set by current flowing through the feedback network from the device output. The input common mode range of 0.4V to 3.2V places constraints on gain settings. Possible solutions to this limitation include AC coupling the input signal, using split power supplies and limiting stage gain. AC coupling with single supply is shown in Figure 31.

In Figure 30 closed loop gain = V_O / $V_I \cong R_F$ / R_G , where $V_I = V_S$ / 2, as long as $R_M << R_G$. Note that in single ended to differential operation V_I is measured single ended while V_O is measured differentially. This means that gain is really 1/2 or 6 dB less when measured on either of the output pins separately. Additionally, note that the input signal at R_T (labeled as V_I) is 1/2 of V_S when R_T is chosen to match R_S to R_{IN} .

 V_{ICM} = Input common mode voltage = $(V_{11}+V_{12})/2$.




Figure 31. AC Coupled for Single Supply Operation

DRIVING ANALOG TO DIGITAL CONVERTERS

Analog to digital converters (ADC) present challenging load conditions. They typically have high impedance inputs with large and often variable capacitive components. As well, there are usually current spikes associated with switched capacitor or sample and hold circuits. Figure 32 shows a typical circuit for driving an ADC. The two 56Ω resistors serve to isolate the capacitive loading of the ADC from the amplifier and ensure stability. In addition, the resistors form part of a low pass filter which helps to provide anti alias and noise reduction functions. The two 39 pF capacitors help to smooth the current spikes associated with the internal switching circuits of the ADC and also are a key component in the low pass filtering of the ADC input. In the circuit of Figure 32 the cutoff frequency of the filter is $1/(2*\pi*56\Omega*(39 pF + 14pF)) = 53MHz$ (which is slightly less than the sampling frequency). Note that the ADC input capacitance must be factored into the frequency response of the input filter, and that being a differential input the effective input capacitance is double. Also as shown in Figure 32 the input capacitance to many ADCs is variable based on the clock cycle. See the data sheet for your particular ADC for details.

Product Folder Links: LMH6551Q






Figure 32. Driving an ADC

The amplifier and ADC should be located as closely together as possible. Both devices require that the filter components be in close proximity to them. The amplifier needs to have minimal parasitic loading on the output traces and the ADC is sensitive to high frequency noise that may couple in on its input lines. Some high performance ADCs have an input stage that has a bandwidth of several times its sample rate. The sampling process results in all input signals presented to the input stage mixing down into the Nyquist range (DC to Fs/2). See AN-236 (SNAA079) for more details on the subsampling process and the requirements this imposes on the filtering necessary in your system.

USING TRANSFORMERS

Transformers are useful for impedance transformation as well as for single to differential, and differential to single ended conversion. A transformer can be used to step up the output voltage of the amplifier to drive very high impedance loads as shown in Figure 33. Figure 35 shows the opposite case where the output voltage is stepped down to drive a low impedance load.

Transformers have limitations that must be considered before choosing to use one. Compared to a differential amplifier, the most serious limitations of a transformer are the inability to pass DC and balance error (which causes distortion and gain errors). For most applications the LMH6551Q will have adequate output swing and drive current and a transformer will not be desirable. Transformers are used primarily to interface differential circuits to 50Ω single ended test equipment to simplify diagnostic testing.




Figure 33. Transformer Out High Impedance Load

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated



$$V_{L} = \frac{V_{IN} * A_{V} * N}{\left(\frac{2 R_{OUT} * N^{2}}{R_{L}} + 1\right)}$$

WHERE V_{IN} = DIFFERENTIAL INPUT VOLTAGE

 $N = TRANSFORMER TURNS RATIO = \frac{SECONDARY}{PRIMARY}$

A_V = CLOSED LOOP AMPLIFIER GAIN

 $R_{OUT} = SERIES OUTPUT MATCHING RESISTOR$

R_L = LOAD RESISTOR

 $V_L = VOLTAGE ACROSS LOAD RESISTOR$

Figure 34. Calculating Transformer Circuit Net Gain





Figure 35. Transformer Out Low Impedance Load



 $\begin{aligned} & \text{GAIN} = 1 \\ & \text{C}_1 \text{ IS NOT REQUIRED IF V}_{\text{CM}} = & \text{GROUND} \end{aligned}$

Figure 36. Driving 50Ω Test Equipment



CAPACITIVE DRIVE

As noted in DRIVING ANALOG TO DIGITAL CONVERTERS, capacitive loads should be isolated from the amplifier output with small valued resistors. This is particularly the case when the load has a resistive component that is 500Ω or higher. A typical ADC has capacitive components of around 10 pF and the resistive component could be 1000Ω or higher. If driving a transmission line, such as 50Ω coaxial or 100Ω twisted pair, using matching resistors will be sufficient to isolate any subsequent capacitance. For other applications see Figure 6 and Figure 7 in Typical Performance Characteristics.

POWER DISSIPATION

The LMH6551Q is optimized for maximum speed and performance in the small form factor of the standard VSSOP package, and is essentially a dual channel amplifier. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} of 150°C is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6551Q:

1. Calculate the quiescent (no-load) power:

$$P_{AMP} = I_{CC}^* (V_S)$$

where

2. Calculate the RMS power dissipated in each of the output stages:

$$P_D$$
 (rms) = rms (($V_S - V_{OUT}^+$) * I_{OUT}^+) + rms (($V_S - V_{OUT}^-$) * I_{OUT}^-)

where

V_{OUT} and I_{OUT} are the voltage and the current measured at the output pins of the differential amplifier as if they were single ended amplifiers and V_S is the total supply voltage
 (2)

3. Calculate the total RMS power:

$$P_{T} = P_{AMP} + P_{D} \tag{3}$$

The maximum power that the LMH6551Q package can dissipate at a given temperature can be derived with the following equation:

$$P_{MAX} = (150^{\circ} - T_{AMB})/\theta_{JA}$$

where

- T_{AMB} = Ambient temperature (°C)
- θ_{JA} = Thermal resistance, from junction to ambient, for a given package (°C/W)
- θ_{JA} is 159 °C/W for the VSSOP-8 package (4)

NOTE

If V_{CM} is not 0V then there will be quiescent current flowing in the feedback network. This current should be included in the thermal calculations and added into the quiescent power dissipation of the amplifier.



Figure 37 shows the maximum power dissipation vs. ambient temperature for the VSSOP-8 package when mounted on a 4 layer JEDEC board.




Figure 37. Maximum Power Dissipation vs. Ambient Temperature

At high ambient temperatures, the LMH6551Q's quiescent power dissipation approaches the maximum power shown in Figure 37, when operated close to the maximum operating supply voltage of 11V. This leaves little room for additional load power dissipation. In such applications, any of the following steps can be taken to alleviate any junction temperature concerns:

- Reduce the total supply voltage
- Reduce θ_{JA} by increasing heatsinking possibly by either increasing the PC board area devoted to heatsinking or forced air cooling or both
- Reduce maximum ambient temperature

ESD PROTECTION

The LMH6551Q is protected against electrostatic discharge (ESD) on all pins. The LMH6551Q will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6551Q is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins.

BOARD LAYOUT

The LMH6551Q is a very high performance amplifier. In order to get maximum benefit from the differential circuit architecture board layout and component selection is very critical. The circuit board should have low a inductance ground plane and well bypassed broad supply lines. External components should be leadless surface mount types. The feedback network and output matching resistors should be composed of short traces and precision resistors (0.1%). The output matching resistors should be placed within 3-4 mm of the amplifier as should the supply bypass capacitors.

The LMH6551Q is sensitive to parasitic capacitances on the amplifier inputs and to a lesser extent on the outputs as well. Ground and power plane metal should be removed from beneath the amplifier and from beneath $R_{\rm F}$ and $R_{\rm G}$.

With any differential signal path symmetry is very important. Even small amounts of asymmetry will contribute to distortion and balance errors.

EVALUATION BOARD

Texas Instruments offers evaluation board(s) to aid in device testing and characterization and as a guide for proper layout. Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information).

Product Folder Links: *LMH6551Q*

SNOSB95E -NOVEMBER 2011-REVISED MARCH 2013



REVISION HISTORY

Cł	hanges from Revision D (March 2013) to Revision E	Pa	ıge
•	Changed layout of National Data Sheet to TI format		19



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LMH6551QMM/NOPB	ACTIVE	VSSOP	DGK	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU1Q	Samples
LMH6551QMME/NOPB	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU1Q	Samples
LMH6551QMMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	AU1Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2013

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6551QMM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6551QMME/NOPB	VSSOP	DGK	8	250	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMH6551QMMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 21-Mar-2013



*All dimensions are nominal

7 til dillionolollo alo nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6551QMM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMH6551QMME/NOPB	VSSOP	DGK	8	250	210.0	185.0	35.0
LMH6551QMMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated