

Features

- ◆ 32K x 8 advanced high-speed CMOS static RAM
- ◆ Commercial (0° to 70°C) and Industrial (-40° to 85°C) temperature options
- ◆ Equal access and cycle times
 - Commercial: 12ns
 - Commercial and Industrial: 15/20/25ns
- ◆ One Chip Select plus one Output Enable pin
- ◆ Bidirectional data inputs and outputs directly TTL-compatible
- ◆ Low power consumption via chip deselect
- ◆ Commercial product available in 28-pin 300-mil Plastic DIP, 300 mil Plastic SOJ and TSOP packages
- ◆ Industrial product available in 28-pin 300 mil Plastic SOJ and TSOP packages
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Green parts available, see ordering information


Description

The IDT71256SA is a 262,144-bit high-speed Static RAM organized as 32K x 8. It is fabricated using high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs.


The IDT71256SA has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns. All bidirectional inputs and outputs of the IDT71256SA are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used, requiring no clocks or refresh for operation.

The IDT71256SA is packaged in 28-pin 300-mil Plastic DIP, 28-pin 300 mil Plastic SOJ and TSOP.

Functional Block Diagram



Pin Configurations⁽¹⁾



2948 drw 02

DIP/SOJ Top View



2948 drw 02a

TSOP Top View

NOTE:

- This text does not indicate orientation of actual part-marking.

Recommended Operating Temperature and Supply Voltage

| Grade | Temperature | GND | Vcc |
|------------|----------------|-----|-------------|
| Commercial | 0°C to +70°C | 0V | 4.5V ± 5.5V |
| Industrial | -40°C to +85°C | 0V | 4.5V ± 5.5V |

2948 tbl 01

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Value | Unit |
|--------|----------------------------------|-----------------|------|
| Vcc | Supply Voltage Relative to GND | -0.5 to +7.0 | V |
| VTERM | Terminal Voltage Relative to GND | -0.5 to Vcc+0.5 | V |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| TSTG | Storage Temperature | -55 to +125 | °C |
| PT | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current | 50 | mA |

2948 tbl 02

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth Table^(1,2)

| \overline{CS} | \overline{OE} | \overline{WE} | I/O | Function |
|--------------------------------|-----------------|-----------------|---------------------|--|
| L | L | H | DATA _{OUT} | Read Data |
| L | X | L | DATA _{IN} | Write Data |
| L | H | H | High-Z | Outputs Disabled |
| H | X | X | High-Z | Deselected - Standby (I _{SB}) |
| V _{Hc} ⁽³⁾ | X | X | High-Z | Deselected - Standby (I _{SB1}) |

2948 tbl 03

NOTES:

- H = V_{IH}, L = V_{IL}, x = Don't care.
- V_{LC} = 0.2V, V_{HC} = Vcc - 0.2V.
- Other inputs ≥ V_{HC} or ≤ V_{LC}.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|-----------------|--------------------|---------------------|------|-----------|------|
| Vcc | Supply Voltage | 4.5 | 5.0 | 5.5 | V |
| GND | Ground | 0 | 0 | 0 | V |
| V _{IH} | Input High Voltage | 2.2 | — | Vcc + 0.5 | V |
| V _{IL} | Input Low Voltage | -0.5 ⁽¹⁾ | — | 0.8 | V |

2948 tbl 04

NOTE:

- V_{IL} (min.) = -1.5V for pulse width less than 10ns, once per cycle.

DC Electrical Characteristics

($V_{CC} = 5.0V \pm 10\%$)

| Symbol | Parameter | Test Conditions | IDT71256SA | | Unit |
|------------|------------------------|---|------------|------|---------------|
| | | | Min. | Max. | |
| $ I_{LI} $ | Input Leakage Current | $V_{CC} = \text{Max.}, V_{IN} = \text{GND to } V_{CC}$ | — | 5 | μA |
| $ I_{LO} $ | Output Leakage Current | $V_{CC} = \text{Max.}, \overline{CS} = V_{IH}, V_{OUT} = \text{GND to } V_{CC}$ | — | 5 | μA |
| V_{OL} | Output Low Voltage | $I_{OL} = 8\text{mA}, V_{CC} = \text{Min.}$ | — | 0.4 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -4\text{mA}, V_{CC} = \text{Min.}$ | 2.4 | — | V |

2948 tbl 05

DC Electrical Characteristics⁽¹⁾

($V_{CC} = 5.0V \pm 10\%$, $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$)

| Symbol | Parameter | 71256SA12 | 71256SA15 | 71256SA20 | 71256SA25 | Unit |
|-----------|---|-----------|-----------|-----------|-----------|------|
| I_{CC} | Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(2)}$ | 160 | 150 | 145 | 145 | mA |
| I_{SB} | Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = f_{MAX}^{(2)}$ | 50 | 40 | 40 | 40 | mA |
| I_{SB1} | Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, Outputs Open, $V_{CC} = \text{Max.}$, $f = 0^{(2)}$, $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$ | 15 | 15 | 15 | 15 | mA |

2948 tbl 06

NOTES:

1. All values are maximum guaranteed values.
2. $f_{MAX} = 1/Trc$ (all address inputs are cycling at f_{MAX}); $f = 0$ means no address input lines are changing.

AC Test Conditions

| | |
|-------------------------------|---------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 3ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| AC Test Load | See Figures 1 and 2 |

2948 tbl 07

Capacitance

($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$, SOJ package)

| Symbol | Parameter ⁽¹⁾ | Conditions | Max. | Unit |
|----------|--------------------------|------------------------|------|------|
| C_{IN} | Input Capacitance | $V_{IN} = 3\text{dV}$ | 7 | pF |
| C_{IO} | I/O Capacitance | $V_{OUT} = 3\text{dV}$ | 7 | pF |

2948 tbl 08

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, and tWHZ)

*Including jig and scope capacitance.

AC Electrical Characteristics ($V_{CC} = 5.0V \pm 10\%$)


| Symbol | Parameter | 71256SA12 | | 71256SA15 | | 71256SA20 | | 71256SA25 | | Unit |
|---------------------------------|------------------------------------|-----------|------|-----------|------|-----------|------|-----------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| Read Cycle | | | | | | | | | | |
| t _{RC} | Read Cycle Time | 12 | — | 15 | — | 20 | — | 25 | — | ns |
| t _{AA} | Address Access Time | — | 12 | — | 15 | — | 20 | — | 25 | ns |
| t _{ACS} | Chip Select Access Time | — | 12 | — | 15 | — | 20 | — | 25 | ns |
| t _{CLZ} ⁽¹⁾ | Chip Select to Output in Low-Z | 4 | — | 4 | — | 4 | — | 4 | — | ns |
| t _{CHZ} ⁽¹⁾ | Chip Select to Output in High-Z | 0 | 6 | 0 | 7 | 0 | 10 | 0 | 11 | ns |
| t _{OE} | Output Enable to Output Valid | — | 6 | — | 7 | — | 10 | — | 11 | ns |
| t _{OLZ} ⁽¹⁾ | Output Enable to Output in Low-Z | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{OHZ} ⁽¹⁾ | Output Disable to Output in High-Z | 0 | 6 | 0 | 6 | 0 | 8 | 0 | 10 | ns |
| t _{OH} | Output Hold from Address Change | 3 | — | 3 | — | 3 | — | 3 | — | ns |
| t _{PU} ⁽¹⁾ | Chip Select to Power Up Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{PD} ⁽¹⁾ | Chip Deselect to Power Down Time | — | 12 | — | 15 | — | 20 | — | 25 | ns |
| Write Cycle | | | | | | | | | | |
| t _{WC} | Write Cycle Time | 12 | — | 15 | — | 20 | — | 25 | — | ns |
| t _{AW} | Address Valid to End-of-Write | 9 | — | 10 | — | 15 | — | 20 | — | ns |
| t _{CW} | Chip Select to End-of-Write | 9 | — | 10 | — | 15 | — | 20 | — | ns |
| t _{AS} | Address Set-up Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{WP} | Write Pulse Width | 8 | — | 10 | — | 15 | — | 20 | — | ns |
| t _{WR} | Write Recovery Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{DW} | Data Valid to End-of-Write | 6 | — | 7 | — | 11 | — | 13 | — | ns |
| t _{DH} | Data Hold Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t _{OW} ⁽¹⁾ | Output Active from End-of-Write | 4 | — | 4 | — | 4 | — | 4 | — | ns |
| t _{WHZ} ⁽¹⁾ | Write Enable to Output in High-Z | 0 | 6 | 0 | 6 | 0 | 10 | 0 | 11 | ns |

2948 tbl 09

NOTE:


1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.

Timing Waveform of Read Cycle No. 1⁽¹⁾



2948 drw 05

Timing Waveform of Read Cycle No. 2^(1,2,4)




2948 drw 06


NOTES:

1. \overline{WE} is HIGH for Read Cycle.
2. Device is continuously selected, \overline{CS} is LOW.
3. Address must be valid prior to or coincident with the later of \overline{CS} transition LOW; otherwise t_{AA} is the limiting parameter.
4. \overline{OE} is LOW.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

Timing Waveform of Write Cycle No. 1 (\overline{WE} Controlled Timing)^(1,2,4)




Timing Waveform of Write Cycle No. 2 (\overline{CS} Controlled Timing)^(1,4)



NOTES:

1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
2. \overline{OE} is continuously HIGH. If during a \overline{WE} controlled write cycle \overline{OE} is LOW, t_{WP} must be greater than or equal to $t_{WHZ} + t_{OW}$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified t_{WP} .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the \overline{CS} LOW transition occurs simultaneously with or after the \overline{WE} LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured $\pm 200\text{mV}$ from steady state.

Ordering Information



NOTES:

2948 drw 09

1. Available in commercial temperature range only.
2. Contact your local sales office for Industrial temp range for other speeds, packages and powers.

Orderable Part Information

| Speed (ns) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|------------|-------------------|-----------|-----------|-------------|
| 12 | 71256SA12PZG | PZG28 | TSOP | C |
| | 71256SA12PZG8 | PZG28 | TSOP | C |
| | 71256SA12TPG | PTG28 | PDIP | C |
| | 71256SA12YG | PJG28 | SOJ | C |
| | 71256SA12YG8 | PJG28 | SOJ | C |
| 15 | 71256SA15PZG | PZG28 | TSOP | C |
| | 71256SA15PZG8 | PZG28 | TSOP | C |
| | 71256SA15PZGI | PZG28 | TSOP | I |
| | 71256SA15PZGI8 | PZG28 | TSOP | I |
| | 71256SA15TPG | PTG28 | PDIP | C |
| | 71256SA15TPGI | PTG28 | PDIP | I |
| | 71256SA15YG | PJG28 | SOJ | C |
| | 71256SA15YG8 | PJG28 | SOJ | C |
| | 71256SA15YGI | PJG28 | SOJ | I |
| | 71256SA15YGI8 | PJG28 | SOJ | I |

| Speed (ns) | Orderable Part ID | Pkg. Code | Pkg. Type | Temp. Grade |
|------------|-------------------|-----------|-----------|-------------|
| 20 | 71256SA20PZG | PZG28 | TSOP | C |
| | 71256SA20PZG8 | PZG28 | TSOP | C |
| | 71256SA20PZGI | PZG28 | TSOP | I |
| | 71256SA20PZGI8 | PZG28 | TSOP | I |
| | 71256SA20TPG | PTG28 | PDIP | C |
| | 71256SA20TPGI | PTG28 | PDIP | I |
| | 71256SA20YG | PJG28 | SOJ | C |
| | 71256SA20YG8 | PJG28 | SOJ | C |
| | 71256SA20YGI | PJG28 | SOJ | I |
| | 71256SA20YGI8 | PJG28 | SOJ | I |
| 25 | 71256SA25PZG | PZG28 | TSOP | C |
| | 71256SA25PZG8 | PZG28 | TSOP | C |
| | 71256SA25PZGI | PZG28 | TSOP | I |
| | 71256SA25PZGI8 | PZG28 | TSOP | I |
| | 71256SA25TPG | PTG28 | PDIP | C |
| | 71256SA25TPGI | PTG28 | PDIP | I |
| | 71256SA25YG | PJG28 | SOJ | C |
| | 71256SA25YG8 | PJG28 | SOJ | C |

Datasheet Document History

| | | |
|----------|----------------|---|
| 1/7/00 | | Updated to new format |
| | Pg. 1, 3, 4, 7 | Revised Industrial Temperature range offerings |
| | Pg. 6 | Removed Note No. 1 for Write Cycle diagrams, renumbered footnotes and notes |
| | Pg. 8 | Added Datasheet Document History |
| 08/09/00 | | Not recommended for new designs |
| 02/01/01 | | Removed "Not recommended for new designs" |
| 09/30/04 | Pg. 7 | Added "Restricted hazardous substance device" to ordering informations. |
| 02/20/07 | Pg. 7 | Added TT generation die step to data sheet ordering information. |
| 04/28/11 | Pg. 1, 2, 7 | Obsoleted 28-pin 600 mil and removed TT generation die step from Ordering information. Added Tape and Reel to Ordering information and updated description of Restricted hazardous substance device to Green |
| 11/03/14 | Pg. 1 & 8 | Removed 12ns I-temp offering in Features. Added note regarding 12ns commercial only on the Ordering information page. Removed IDT as a reference for fabrication in Description. |
| | Pg. 2 & 8 | Removed package extensions from pinouts and from Ordering information. |
| 06/29/20 | Pg. 1 - 9 | Rebranded as Renesas datasheet |
| | Pg. 1 & 7 | Updated Industrial temp range and green availability |
| | Pg. 2 & 7 | Updated package codes |
| | Pg. 7 | Added Orderable Part Information tables |

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.