

## CY7C1061GN/CY7C10612GN

# 16-Mbit (1M words × 16 bit) Static RAM

#### **Features**

- High speed

  □ t<sub>AA</sub> = 10 ns/15 ns
- Low active power
  □ I<sub>CC</sub> = 90 mA at 100 MHz
- Low CMOS standby current
  □ I<sub>SB2</sub> = 20 mA (typ)
- Operating voltages of 2.2 V to 3.6 V
- 1.0 V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages
- Offered in dual Chip Enable options

## **Functional Description**


The CY7C1061GN/CY7C10612GN is a high performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

To write to the device, take Chip Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$   $\underline{\text{HIGH}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) input LOW. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take <u>Chip</u> Enables ( $\overline{\text{CE}}_1$  LOW and  $\text{CE}_2$  HIGH) <u>and</u> Output Enable ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified <u>by the</u> address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See <u>Truth Table on page 13</u> for a complete description of Read and Write modes.

The input or output pins (I/O $_0$  through I/O $_{15}$ ) are <u>placed</u> in a high impedance state when the device <u>is deselected</u> ( $\overline{\text{CE}}_1$  HIGH/ $\overline{\text{CE}}_2$  LOW), the outputs <u>are disabled</u> ( $\overline{\text{OE}}$  HIGH), the BHE and  $\overline{\text{BLE}}$  are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}_1$  LOW,  $\overline{\text{CE}}_2$  HIGH, and  $\overline{\text{WE}}$  LOW).

# **Logic Block Diagram**







## **Contents**

Selection Guide	3
Pin Configurations	3
Maximum Ratings	6
Operating Range	
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Over the Operating Range	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	10
Truth Table	

Ordering information	14
Ordering Code Definitions	14
Package Diagrams	15
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	21
Worldwide Sales and Design Support	21
Products	21
PSoC®Solutions	21
Cypress Developer Community	21
Technical Support	21




# **Selection Guide**

Description	-10	-15	Unit
Maximum access time	10	15	ns
Maximum operating current	110	80	mA
Maximum CMOS standby current	30	30	mA

# **Pin Configurations**

Figure 1. 48-ball VFBGA (8  $\times$  9.5  $\times$  1 mm) Dual Chip Enable pinout, Package/Grade ID: BVXI [1]



Note
1. NC pins are not connected internally to the die.



## Pin Configurations (continued)

Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm)
Single Chip Enable pinout, Package/Grade ID: BV1XI [2]




Figure 4. 54-pin TSOP II (22.4  $\times$  11.84  $\times$  1.0 mm) Dual Chip Enable pinout (Top View) [2]




Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) Dual Chip Enable pinout, Package/Grade ID: BVJXI  $^{[2]}$ 




Figure 5. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Single Chip Enable pinout (Top View) [2]

I/O <sub>12</sub>	□ 1		54	Ы	I/O <sub>11</sub>
$V_{CC}$	□ 2		53	Ы	$V_{SS}$
I/O <sub>13</sub>	□ 3		52		I/O <sub>10</sub>
I/O <sub>14</sub>	□ 4		51	Б	I/O <sub>9</sub>
$V_{SS}$	<b>5</b>		50		$V_{CC}$
I/O <sub>15</sub>	6		49	Б	I/O <sub>8</sub>
A <sub>4</sub>	7		48	н	A <sub>5</sub>
A <sub>3</sub>	∃ 8		47	F	A <sub>6</sub>
$A_2$	Π9		46	F	A <sub>7</sub>
A <sub>1</sub>	∃10	)	45	F	A <sub>8</sub>
Α <sub>0</sub>	711		44	F	A <sub>9</sub>
BHE	<b>7</b> 12		43	F.	NC
CE	□13	1	42	F	OE
V <sub>CC</sub>	<b>□</b> 14		41	Б.	V <sub>SS</sub>
WE	15	;	40	Б	NC
NC	□ 16	;	39		BLE
A <sub>19</sub>	□ 17	•	38		A <sub>10</sub>
A <sub>18</sub>	□ 18	}	37	П	$A_{11}$
A <sub>17</sub>	<u></u> 19	)	36		A <sub>12</sub>
A <sub>16</sub>	20	)	35		A <sub>13</sub>
A <sub>15</sub>	□ 21		34		A <sub>14</sub>
$I/O_0$	22		33		I/O <sub>7</sub>
$V_{CC}$	□23		32		$V_{SS}$
I/O <sub>1</sub>	24		31		I/O <sub>6</sub>
I/O <sub>2</sub>	25		30		I/O <sub>5</sub>
$V_{SS}$	26		29		$V_{CC}$
I/O <sub>3</sub>	27		28	μ	$I/O_4$


#### Note

<sup>2.</sup> NC pins are not connected internally to the die.



# Pin Configurations (continued)

Figure 6. 48-pin TSOP I (12 × 18.4 × 1 mm) pinout (Top View)  $^{[3]}$ 



#### Note

3. NC pins are not connected internally to the die.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ......-55 °C to +125 °C

Supply Voltage on V<sub>CC</sub> relative to GND [4] ......-0.5 V to V<sub>CC</sub> + 0.5 V

DC Voltage Applied to Outputs in High Z State  $^{[4]}$  .....-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage [4]	–0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (MIL-STD-883, Method 3015)	>2001 V
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range

D	Description		T4 O		10 ns/15 ns			1114
Parameter	Descrip	otion	lest Cond	Test Conditions -		Typ <sup>[5]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH	1.65 V to 2.2 V	$V_{CC} = Min, I_{OH} = -0$	).1 mA	1.4	_	_	V
	voltage	2.2 V to 2.7 V	$V_{CC} = Min, I_{OH} = -0$	).1 mA	2.0	_	_	1
		2.7 V to 3.0 V	$V_{CC} = Min, I_{OH} = -4$	1.0 mA	2.2	_	_	
		3.0 V to 3.6 V	$V_{CC}$ = Min, $I_{OH}$ = $-4$	1.0 mA	2.4	_	_	1
$V_{OL}$	Output LOW	1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OL}$ = 0.1	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	0.2	V
	voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OL}$ = 2 r	mA	-	_	0.4	
		2.7 V to 3.6 V	$V_{CC}$ = Min, $I_{OL}$ = 8 r	mA	_	_	0.4	1
V <sub>IH</sub>	Input HIGH	1.65 V to 2.2 V	_		1.4	_	V <sub>CC</sub> + 0.2	V
	voltage [4]	2.2 V to 2.7 V	_		2.0	_	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V	_		2.0	_	V <sub>CC</sub> + 0.3	
V <sub>IL</sub> II	Input LOW voltage [4]	1.65 V to 2.2 V	_		-0.2	_	0.4	V
		2.2 V to 2.7 V	_		-0.3	_	0.6	
		2.7 V to 3.6 V	_		-0.3	_	0.8	1
I <sub>IX</sub>	Input leakage curi	rent	$GND \le V_I \le V_{CC}$		-1	_	+1	μА
I <sub>OZ</sub>	Output leakage cu	urrent	$GND \le V_{OUT} \le V_{CC}$	Output disabled	-1	_	+1	μА
I <sub>CC</sub>	V <sub>CC</sub> operating sup	oply current		= 100 MHz	-	90	110	mA
			$I_{OUT} = 0 \text{ mA},$	= 66.7 MHz	_	70	80	
			CMOS levels					
I <sub>SB1</sub>	Automatic CE pov current – TTL inpo	ver down uts <sup>[6]</sup>	$\underline{\text{Max}} \ V_{\text{CC}}, \\ \text{CE}_1 \ge V_{\text{IH}}, \ \text{CE}_2 \le V_{\text{I}}$	IL,	_	_	40	mA
			$V_{IN} \ge V_{IH}$ or $V_{IN} \le V$	' <sub>IL</sub> , f = f <sub>MAX</sub>				
I <sub>SB2</sub>	Automatic CE pov	ver down	Max V <sub>CC</sub> ,		_	20	30	mA
	current – CMÓS i	nputs <sup>[0]</sup>	$\overline{CE}_1 \ge V_{CC} - 0.3 \text{ V},$	CE <sub>2</sub> ≤ 0.3 V,				
			$V_{IN} \ge V_{CC} - 0.3 \text{ V or}$	$V_{IN} \le 0.3  V, f = 0$				

<sup>4.</sup> V<sub>IL(min)</sub> = -2.0 V and V<sub>IH(max)</sub> = V<sub>CC</sub> + 2 V for pulse durations of less than 20 ns.

5. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V-2.2 V), V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V-3.6 V) at T<sub>A</sub> = 25 °C.

6. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



# Capacitance


Parameter [7]	Description	Test Conditions	48-pin TSOP I	54-pin TSOP II	48-ball VFBGA	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	10	10	pF
C <sub>OUT</sub>	I/O capacitance	$V_{CC} = 3.3 \text{ V}$	10	10	10	pF

## **Thermal Resistance**

Parameter [7]	Description	Test Conditions	48-pin TSOP I	54-pin TSOP II	48-ball VFBGA	Unit
$\Theta_{JA}$	(junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four layer		93.63	31.50	°C/W
30	Thermal resistance (junction to case)	printed circuit board	13.42	21.58	15.75	°C/W

### **AC Test Loads and Waveforms**

Figure 7. AC Test Loads and Waveforms [8]



Parameters	1.8 V	3.0 V	Unit
R1	1667	317	Ω
R2	1538	351	Ω
$V_{TH}$	0.9	1.5	V
V <sub>HIGH</sub>	1.8	3	V

#### Notes

- 7. Tested initially and after any design or process changes that may affect these parameters.
- 8. Full-device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 100-µs wait time after V<sub>CC</sub> stabilizes to its operational value.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention	-	1	_	V
I <sub>CCDR</sub>	Data retention current	V <sub>CC</sub> = 1.2 V,	_	30	mA
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V, } CE_2 \le 0.2 \text{ V,}$			
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$			
t <sub>CDR</sub> <sup>[9]</sup>	Chip deselect to data retention time	_	0	-	ns
t <sub>R</sub> <sup>[10]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	_	ns
		V <sub>CC</sub> < 2.2 V	15	_	

## **Data Retention Waveform**

Figure 8. Data Retention Waveform [11]



#### Notes

<sup>9.</sup> Tested initially and after any design or process changes that may affect these parameters.

<sup>10.</sup> Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min.)} \ge 100~\mu s$  or stable at  $V_{CC(min.)} \ge 100~\mu s$ .

<sup>11.</sup>  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\text{CE}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\text{CE}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\text{CE}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.



## **AC Switching Characteristics**

Over the Operating Range

Parameter [12]	December 1	-	10	-15		11.14
Parameter [12]	Description	Min	Max	Min	Max	Unit
Read Cycle		<u>.</u>				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[13]</sup>	100	_	100	_	μS
t <sub>RC</sub>	Read cycle time	10	_	15	_	ns
t <sub>AA</sub>	Address to data valid	_	10	-	15	ns
t <sub>OHA</sub>	Data hold from address change	3	_	3	_	ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to data valid	_	10	_	15	ns
t <sub>DOE</sub>	OE LOW to data valid	_	5	_	8	ns
t <sub>LZOE</sub>	OE LOW to low Z [14]	0	_	1	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [14, 15]	_	5	_	8	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to low Z [14]	3	_	3	_	ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to high Z [14, 15]	_	5	_	8	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to power-up [16]	0	_	0	_	ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to power-down [16]	_	10	-	15	ns
t <sub>DBE</sub>	Byte enable to data valid	_	5	-	8	ns
t <sub>LZBE</sub>	Byte enable to low Z	0	_	1	_	ns
t <sub>HZBE</sub>	Byte disable to high Z	_	6	_	8	ns
Write Cycle [17	, 18]	1	1	•		
t <sub>WC</sub>	Write cycle time	10	_	15	_	ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to write end <sup>[19]</sup>	7	_	12	_	ns
t <sub>AW</sub>	Address setup to write end	7	_	12	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7	_	12	_	ns
t <sub>SD</sub>	Data setup to write end	5	_	8	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [14]	3	_	3	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [14, 15]	_	5	-	8	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	12	_	ns

#### Notes

16. These parameters are guaranteed by design and are not tested.

<sup>12.</sup> Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V<sub>CC</sub> ≥ 3 V) and V<sub>CC</sub>/2 (for V<sub>CC</sub> < 3 V), and input pulse levels of 0 to 3 V (for V<sub>CC</sub> ≥ 3 V) and 0 to V<sub>CC</sub> (for V<sub>CC</sub> < 3V). Test conditions for the read cycle use the output loading, shown in part (a) of Figure 7 on page 7, unless specified otherwise.

13. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.

14. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZDE</sub>, is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

15. t<sub>HZCE</sub>, t<sub>HZCE</sub>, t<sub>HZWE</sub>, and t<sub>HZBE</sub> are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 7 on page 7. Hi-Z, Lo-Z transition is measured ±200 mV from steady state voltage.

<sup>17.</sup> The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. Chip enables must be active and WE and byte enables must be LOW to initiate a write, and the transition of any of these signals can terminate. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

<sup>18.</sup> The minimum write cycle time for <u>W</u>rite Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

19. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.



# **Switching Waveforms**

Figure 9. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 10. Read Cycle No. 2 (OE Controlled) [21, 22, 23]



#### Notes

- 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ .
- 21. WE is HIGH for read cycle.
- 22.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 23. Address valid before or similar to  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 11. Write Cycle No. 1 (CE Controlled) [24, 25, 26]





Figure 12. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[24,\ 25,\ 26]}$ 




- 24.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.
- 25. Data I/O is high impedance if  $\overline{OE}$ ,  $\overline{BHE}$ , and/or  $\overline{BLE}$  =  $V_{IH}$ .
- 26. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.



# Switching Waveforms (continued)

Figure 13. Write Cycle No. 3 ( $\overline{\rm BLE}$  or  $\overline{\rm BHE}$  Controlled)  $^{[27]}$ 





# **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Х	X	X	X	X	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	High Z	Power down	Standby (I <sub>SB</sub> )
L	Н	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Н	Data out	High Z	Read lower bits only	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	L	High Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Н	Х	L	L	Н	Data in	High Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Н	Х	L	Н	L	High Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High Z	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type (Pb-free)	Operating Range
10	CY7C1061GN30-10ZSXI	51-85160	54-pin TSOP II, Dual Chip Enable	Industrial
	CY7C1061GN30-10ZSXIT	51-85160	54-pin TSOP II, Dual Chip Enable, Tape and Reel	
	CY7C10612GN30-10ZSXI	51-85160	54-pin TSOP II, Single Chip Enable	
	CY7C10612GN30-10ZSXIT	51-85160	54-pin TSOP II, Single Chip Enable, Tape and Reel	
	CY7C1061GN30-10ZXI	51-85183	48-pin TSOP I, Single Chip Enable	
	CY7C1061GN30-10ZXIT	51-85183	48-pin TSOP I, Single Chip Enable, Tape and Reel	
	CY7C1061GN30-10BV1XI	51-85150	48-ball VFBGA, Single Chip Enable, Address MSB A19 at ball G2	
	CY7C1061GN30-10BV1XIT	51-85150	48-ball VFBGA, Single Chip Enable, Address MSB A19 at ball G2, Tape and Reel	
	CY7C1061GN30-10BVJXI	51-85150	48-ball VFBGA, Dual Chip Enable, Address MSB A19 at ball G2	
	CY7C1061GN30-10BVJXIT	51-85150	48-ball VFBGA, Dual Chip Enable, Address MSB A19 at ball G2, Tape and Reel	
	CY7C1061GN30-10BVXI	51-85150	48-ball VFBGA, Dual Chip Enable, Address MSB A19 at ball H6	
	CY7C1061GN30-10BVXIT	51-85150	48-ball VFBGA, Dual Chip Enable, Address MSB A19 at ball H6, Tape and Reel	
15	CY7C1061GN18-15ZSXI	51-85160	54-pin TSOP II	
	CY7C1061GN18-15ZSXIT	51-85160	54-pin TSOP II, Tape and Reel	


#### **Ordering Code Definitions**





# **Package Diagrams**


Figure 14. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160





# Package Diagrams (continued)

Figure 15. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183





51-85183 \*D



# Package Diagrams (continued)

Figure 16. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



# **Acronyms**

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
I/O	Input/Output				
ŌĒ	Output Enable				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
TTL	Transistor-Transistor Logic				
VFBGA	Very Fine-Pitch Ball Grid Array				
WE	Write Enable				

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μΑ	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

	ocument Title: CY7C1061GN/CY7C10612GN, 16-Mbit (1M words × 16 bit) Static RAM					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
**	4505531	VINI	01/02/2015	New data sheet.		
*A	4900408	NILE	09/11/2015	Updated DC Electrical Characteristics: Updated details in "Test Conditions" column of V <sub>OH</sub> and V <sub>OL</sub> parameters. Updated Ordering Information: No change in part numbers. Replaced "51-85178" with "51-85150" in "Package Diagram" column. Replaced "8 × 9.5 × 1 mm" with "6 × 8 × 1.0 mm" in "Package Type" column. Updated Package Diagrams: Removed spec 51-85178 *C. Added spec 51-85150 *H. Updated to new template.		
*B	5415385	NILE	09/07/2016	Updated Document Title to read as "CY7C1061GN/CY7C10612GN, 16-Mbit (1M words × 16 bit) Static RAM".  Added CY7C10612GN part related information in all instances across the document.  Added "1.65 V to 2.2 V" voltage range related information in all instances across the document.  Added 48-pin TSOP I package related information in all instances across the document.  Added 15 ns speed bin related information in all instances across the document.  Updated Pin Configurations:  Added Figure 2.  Added Figure 3.  Added Figure 4.  Added Figure 6.  Removed figure "54-pin TSOP II (22.4 × 11.84 × 1.0 mm) pinout (Top View)". Updated DC Electrical Characteristics:  Updated details in "Test Conditions" column of I <sub>CC</sub> parameter (Added condition "f = 66.7 MHz" and added corresponding values).  Added Note 6 and referred the same note in description of I <sub>SB1</sub> and I <sub>SB2</sub> parameters.  Updated AC Test Loads and Waveforms:  Updated AC Test Loads and Waveforms:  Updated AC Switching Characteristics:  Updated AC Switching Characteristics:  Updated Note 12.  Added Note 14 and referred the same note in description of t <sub>LZOE</sub> , t <sub>HZOE</sub> , t <sub>LZCE</sub> t <sub>HZCE</sub> parameters.  Updated Note 15.  Added Note 19 and referred the same note in description of t <sub>SCE</sub> parameter.  Updated Package Diagrams:  Added Spec 51-85183 *D.		



# **Document History Page** (continued)

Document Title: CY7C1061GN/CY7C10612GN, 16-Mbit (1M words × 16 bit) Static RAM Document Number: 001-93680					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*C	5454555	NILE	09/29/2016	Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Updated Ordering Information: Updated part numbers. Updated Ordering Code Definitions.	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc **Touch Sensing** cypress.com/touch **USB Controllers** cypress.com/usb

cypress.com/wireless

#### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015–2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-93680 Rev. \*C Revised September 29, 2016 Page 21 of 21