



# ATSENSE-101/ATSENSE-201(H)/ ATSENSE-301(H)

---

---

## Multi-Channel Sigma-Delta Analog Front End

---

---

### Description

---

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) are multi-channel analog front end devices which integrate three, four or seven simultaneously sampled Sigma-Delta A/D converters, a high-precision voltage reference with up to 10 ppm/°C temperature stability (H-versions), a programmable current signal amplification, a temperature sensor and an SPI interface. When used in data acquisition and energy measurement applications in combination with the Microchip ATSAM4C device family that features a dedicated Cortex<sup>®</sup>-M4 processor and metrology library and a variety of sensors including Shunt, CT and Rogowski coils, the ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) exceeds ANSI C12.20-2002 and IEC 62053-22 metering accuracy classes of up to 0.2% over 3000:1 current range.

### Features


---

- Analog Front End
  - Single-phase (ATSENSE-101), Dual-phase (ATSENSE-201(H)) or Poly-phase (ATSENSE-301(H)) Energy Metering Analog Front End Suitable for Microchip MCUs and Metrology Library
  - Compliant with Class 0.2 Standards (ANSI C12.20-2002 and IEC 62053-22)
  - Three, Four or Seven Sigma-Delta ADC Measurement Channels: One, Two or Three Voltages, Two or Four Currents, 102 dB Dynamic Range
  - Current Channels with Pre-Gain (x1, x2, x4, x8)
  - Supports Shunt, Current Transformer and Rogowski Coils
  - Dedicated Current Channel for Anti-tamper Measurement
  - Integrated SINC Decimation Filters. Output Data Rate: 16 kSps typical
  - Integrated 2.8V LDO Regulator to Supply Analog Functions
  - 3.0V to 3.6V Operation, Ultra Low Power: < 2.5 mW typical/Channel @ 3.3V
  - Specified over two ambient operating temperature ranges : [-40°C ; +85°C] and [-40°C;+105°C]
- Precision Voltage Reference
  - Standard 1.2V Output Voltage with Possible External Bypass
  - Temperature Drift: 50 ppm typical (ATSENSE-101/ATSENSE-201/ATSENSE-301)
  - Temperature Drift: 10 ppm typical (ATSENSE-201H/ATSENSE-301H)
  - Factory-measured Temperature Drift and Die Temperature Sensor to Perform Software Correction
  - Digital Interface
  - 8 MHz Serial Peripheral Interface (SPI) Compatible Mode 1 (8-bit) for ADC Data and AFE Controls
  - Interrupt Output Line Signaling ADC End-of-Conversion, Underrun and Overrun
- Package
  - 32-lead TQFP, 7 x 7 x 1.4 mm
  - 20-lead SOIC, 12.8 x 7.5 x 2.3 mm

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


## 1. Block Diagrams

Figure 1-1: ATSENSE-301(H) Functional Block Diagram




# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 1-2: ATSENSE-201(H) Functional Block Diagram



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 1-3: ATSENSE-101 Functional Block Diagram



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 2. Package and Pinout

### 2.1 ATSENSE-201(H) / ATSENSE-301(H)

Figure 2-1: 32-lead LQFP Package




Table 2-1: ATSENSE-201(H) / ATSENSE-301(H) Pin Description

Pin Name	I/O	Pin Number	Type	Function
VP3 <sup>(1)</sup>	Input	1	Analog	Voltage channel 3, positive input
VP2	Input	2	Analog	Voltage channel 2, positive input
VP1	Input	3	Analog	Voltage channel 1, positive input
VN	Input	4	Analog	Voltage channels negative input
VREF	In / Out	5	Analog	Voltage reference output and ADCs reference buffer input
GNDREF	Ground	6	Ground	Voltage reference ground pin
GNDA	Ground	7	Ground	Ground pin for low noise analog circuits and low noise negative ADC reference
VDDA	In / Out	8	Analog	2.8V LDO output and analog circuits power supply input
IN3 <sup>(1)</sup>	Input	9	Analog	Current channel 3, negative input
IP3 <sup>(1)</sup>	Input	10	Analog	Current channel 3, positive input
IN2 <sup>(1)</sup>	Input	11	Analog	Current channel 2, negative input
IP2 <sup>(1)</sup>	Input	12	Analog	Current channel 2, positive input
IN1	Input	13	Analog	Current channel 1, negative input
IP1	Input	14	Analog	Current channel 1, positive input
IN0	Input	15	Analog	Current channel 0 (Tamper), negative input
IP0	Input	16	Analog	Current channel 0 (Tamper), positive input
-	-	17 .. 22	-	Not connected. Connect to ground
VDDIO	Input	23	Power	Power supply input pin for digital I/O and digital core circuits
GNDD	Ground	24	Ground	Ground pin for digital I/O and digital core circuits

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

---

**Table 2-1: ATSENSE-201(H) / ATSENSE-301(H) Pin Description (Continued)**

Pin Name	I/O	Pin Number	Type	Function
ITOUT	Output	25	Digital	Interrupt output line. Open-drain
SPCK	Input	26	Digital	SPI port: serial clock
MOSI	Input	27	Digital	SPI port: master output slave input
MISO	Output	28	Digital	SPI port: master input slave output
NPCS	Input	29	Digital	SPI port: active-low chip select
MCLK	Input	30	Digital	Master clock input
VDDT	Input	31	Power	Pin reserved for test. Connect to VDDIN / VDDIO plane
VDDIN	Input	32	Power	2.8V LDO power supply input pin

**Note 1:** Only in ATSENSE-301(H) devices. In ATSENSE-201(H) devices, these pins are not internally connected and Microchip recommends to connect them to ground.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 2.2 ATSENSE-101

Figure 2-2: 20-lead SOIC Package





Table 2-2: ATSENSE-101 Pin Description

Pin Name	I/O	Pin Number	Type	Function
MCLK	Input	1	Digital	Master clock Input
VDDT	Input	2	Power	Pin reserved for test. Connect to VDDIN / VDDIO plane
VDDIN	Input	3	Power	2.8V LDO Power supply input pin
VP1	Input	4	Analog	Voltage channel 1, positive input
VN	Input	5	Analog	Voltage channel negative input
VREF	In / Out	6	Analog	Voltage reference output and ADCs reference buffer input
GNDREF	Ground	7	Ground	Voltage reference ground pin
GNDA	Ground	8	Ground	Ground pin for low noise analog circuits and low noise negative ADC reference
VDDA	In / Out	9	Analog	2.8V LDO output and analog circuits power supply input
IN1	Input	10	Analog	Current channel 1, negative input
IP1	Input	11	Analog	Current channel 1, positive input
IN0	Input	12	Analog	Current channel 0 (Tamper), negative input
IP0	Input	13	Analog	Current channel 0 (Tamper), positive input
MOSI	Input	14	Digital	SPI port: master output slave input
SPCK	Input	15	Digital	SPI port: serial clock
ITOUT	Output	16	Digital	Interrupt output line. open drain
VDDIO	Input	17	Power	Power supply input pin for digital I/O and digital core circuits
GNDD	Ground	18	Ground	Ground pin for digital I/O and digital core circuits
MISO	Output	19	Digital	SPI port: master input slave output
NPCS	Input	20	Digital	SPI port: active-low chip select

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 3. Application Block Diagram

Figure 3-1: ATSENSE-301(H) Typical Application Block Diagram




Typical 200A (Imax), 3-phase, 4-Wire Smart Meter based on Microchip Metrology Solution



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


Figure 3-2: ATSENSE-201(H) Typical Application Block Diagram



Typical 100A (Imax), Dual-phase Smart Meter based on Microchip Metrology Solution

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 3-3: ATSENSE-101 Typical Application Block Diagram



Typical 100A (Imax), Single-phase with anti-tamper Smart Meter based on Microchip Metrology Solution

## 4. Functional Description

### 4.1 Conversion Channels

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) devices feature three types of acquisition channels:


- Voltage channels
- Current channels
- Tamper and temperature channels

All these channels are built around the same Sigma-Delta A/D converter. The voltage reference of this converter is the VREF pin voltage referred to ground (GNDA pin). This reference voltage can be internally or externally sourced. The converter sampling rate is MCLK/4, typically 1.024 MHz. An external low-pass filter, typically a passive R-C network, is required at each ADC input to reject frequency images around this sampling frequency (anti-alias).

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) analog inputs are designed to sample 0V centered signals. As these inputs have internal ESD protection devices connected to GNDA, the maximum input signal level defined in the electrical characteristics, typically  $\pm 0.25V$ , must be respected to avoid leakage in these devices.

Refer to [Figure 4-1, "Analog Inputs: Recommended Input Range"](#).

**Figure 4-1: Analog Inputs: Recommended Input Range**



Voltage channels have single-ended inputs referred to the VN pin. The VN pin must be connected to a low noise ground. The user must take care that no voltage drop on the ground net is sampled by the ADC by non-optimum connection of the VN pin.

Current channels and the tamper channel have a programmable gain amplifier (PGA) to accommodate low input signals. The PGA improves the dynamic range of the channel as the input referred noise is reduced when gain increases. The PGA does not introduce any delay or bandwidth limitation on the current channels compared to the voltage channels. The channels (voltage or current) are always sampled synchronously. The input impedance of the PGA depends on the programmed gain.

The tamper channel features an input multiplexer to perform both the neutral current measurement and the die temperature measurement. The tamper channel has a PGA to accommodate low output level current sensors. Programmed gain can be changed when switching from the tamper to the die temperature sensor source.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 4.2 Voltage Reference, Die Temperature Measurement and Calibration Registers

### 4.2.1 Voltage Reference

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) embed an analog voltage reference with a typical output voltage of 1.144V. The temperature drift of the voltage reference can be approximated by a linear fit. For H grade parts, the temperature drift is measured during manufacturing and stored in the calibration registers (ROM). Two measurements are made: one at a low temperature, TL, and another at a high temperature, TH. At both temperatures TL and TH, VREF voltage and ADC\_TEMP\_OUT (ADC I0 reading of the temperature sensor) parameters are saved. From the data obtained, the user can implement a software compensation of the voltage reference.

### 4.2.2 Die Temperature Sensor

To measure the internal die temperature, ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) devices embed a dedicated analog die temperature sensor that is multiplexed on the tamper channel (ADC I0). By measuring the die temperature periodically and by using the calibration bits, channel gain drifts over temperature due to the voltage reference can be corrected.

To set the ADC to measure the temperature sensor, the user must set the TEMPMEAS bit in ADC I0 control register and ensure that the channel gain is set to x1 (0dB).

Once the temperature measurement is selected, the ADC starts to output samples corresponding to the temperature sensor. The first four samples account for internal digital filters settling and must be ignored. Then, in order to have a repeatable temperature acquisition, the user must average the ADC output over a minimum of 64 samples. By following this procedure, the temperature acquisition exhibits a standard deviation of less than 0.25°C in repeatability.

To calculate the real die temperature from the ADC acquisition, the following formula applies:

$$T_J(^{\circ}\text{C}) = ( \text{ADC\_TEMP\_OUT} / 2^{24} ) \times 1.144 - 0.110 / 0.00049$$

where ADC\_TEMP\_OUT is the 24-bit output of ADC I0, averaged over 64 samples. Example: If ADC\_TEMP\_OUT = 1777345, the corresponding die temperature is  $T_J = 22.8^{\circ}\text{C}$ .

Because the temperature sensor is not offset-calibrated, the absolute temperature reading exhibits a large deviation (typically  $\pm 15^{\circ}\text{C}$ ).

### 4.2.3 Calibration Registers

The registers used in the voltage reference compensation are listed in [Table 4-1](#). The four parameters stored, VREF and ADC\_TEMP\_OUT at TL and TH, are:

- REF\_TL[11:0] and REF\_TH[11:0]
- TEMP\_TL[11:0] and TEMP\_TH[11:0]

The following rule applies to recover the real values of VREF from the 12-bit coded values in the product registers:

- $VREF(TL) = 1.120V + REF\_TL[11:0] * 25\mu V$
- $VREF(TH) = 1.120V + REF\_TH[11:0] * 25\mu V$

**Note:** REF\_TL[11:0] and REF\_TH[11:0] are unsigned 12-bit integers.

The following rule applies to recover the real values of ADC\_TEMP\_OUT from the 12-bit coded values in the product registers:

- $ADC\_TEMP\_OUT[23:0](TL) = TEMP\_TL[11:0] \ll 12$
- $ADC\_TEMP\_OUT[23:0](TH) = TEMP\_TH[11:0] \ll 12$

**Note:** TEMP\_TL[11:0] and TEMP\_TH[11:0] are signed 12-bit integers.

**Table 4-1: Calibration Register Mapping**

Offset	Register	Name	Access	Reset
0x41	Voltage Reference Value at TL: MSB	REF_TL_11_8	Read-only	0x-0
0x42	Voltage Reference Value at TL: LSB	REF_TL_7_0	Read-only	0x00
0x43	Temperature Sensor Value (read by ADC) at TL: MSB	TEMP_TL_11_8	Read-only	0x-0
0x44	Temperature Sensor Value (read by ADC) at TL: LSB	TEMP_TL_7_0	Read-only	0x00
0x45	Voltage Reference Value at TH: MSB	REF_TH_11_8	Read-only	0x-0

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

---

**Table 4-1: Calibration Register Mapping**

Offset	Register	Name	Access	Reset
0x46	Voltage Reference Value at TH: LSB	REF_TH_7_0	Read-only	0x00
0x47	Temperature Sensor Value (read by ADC) at TH: MSB	TEMP_TH_11_8	Read-only	0x-0
0x48	Temperature Sensor Value (read by ADC) at TH: LSB	TEMP_TH_7_0	Read-only	0x00

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

---

## 4.3 Voltage Reference Value at TL: MSB

Name:REF\_TL\_11\_8

Access:Read-only




REF\_TL[11:8]: 4 MSB of REF\_TL[11:0]

## 4.4 Voltage Reference Value at TL: LSB

Name:REF\_TL\_7\_0

Access:Read-only



REF\_TL[7:0]: 8 LSB of REF\_TL[11:0]

## 4.5 Temperature Sensor Value at TL: MSB

Name:TEMP\_TL\_11\_8

Access:Read-only



TEMP\_TL[11:8]: 4 MSB of TEMP\_TL[11:0]

## 4.6 Temperature Sensor Value at TL: LSB

Name:TEMP\_TL\_7\_0

Access:Read-only



TEMP\_TL[7:0]: 8 LSB of TEMP\_TL[11:0]

## 4.7 Voltage Reference Value at TH: MSB

Name:REF\_TH\_11\_8

Access:Read-only




REF\_TH[11:8]: 4 MSB of REF\_TH[11:0]

## 4.8 Voltage Reference Value at TH: LSB

Name: REF\_TH\_7\_0

Access: Read-only



REF\_TH[7:0]: 8 LSB of REF\_TH[11:0]

## 4.9 Temperature Sensor Value at TH: MSB

Name: TEMP\_TH\_11\_8

Access: Read-only



TEMP\_TH[11:8]: 4 MSB of TEMP\_TH[11:0]

## 4.10 Temperature Sensor Value at TH: LSB

Name: TEMP\_TH\_7\_0

Access: Read-only



TEMP\_TH[7:0]: 8 LSB of TEMP\_TH[11:0]

## 4.11 Correction Algorithm

For H-grade products, it is possible to compensate the drift of the voltage reference by using the calibration registers described above. The following formula is used to estimate VREF at a given temperature:

$$VREF(ADC\_TEMP\_OUT) = VREF(TL) + \frac{(ADC\_TEMP\_OUT - TEMP\_TL)}{(TEMP\_TH - TEMP\_TL)} \cdot (VREF(TH) - VREF(TL))$$

where:

- VREF(ADC\_TEMP\_OUT): Estimated VREF value when the temperature sensor reading is ADC\_TEMP\_OUT
- VREF(TL): VREF value at temperature TL retrieved from REF\_TL[11:0]
- VREF(TH): VREF value at temperature TH retrieved from REF\_TH[11:0]
- TEMP(TL): ADC\_TEMP\_OUT value at temperature TL retrieved from TEMP\_TL[11:0]
- TEMP(TH): ADC\_TEMP\_OUT value at temperature TH retrieved from TEMP\_TL[11:0]

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 5. SPI Controller

### 5.1 Description

The SPI controller is an interface between

- the serial peripheral interface communication port
- the decimation filter output data in 2's complement format
- the analog functions (ADC, LDO and reference voltage)

The SPI port provides read/write access to internal registers (Table 4-1 on page 12). This serial port features a burst transmission mode with variable data size that captures up to 7 x 32-bit ADC output results into one single access.

### 5.2 SPI Serial Port

#### 5.2.1 Description

The SPI interface protocol permits writing to and/or reading registers. Moreover, a burst mode allows the fast acquisition of multiple registers or a write on multiple registers. With this function, the size of the data can easily vary. For example, two adjacent registers can be accessed at the same time by addressing the first register (lowest address value) and extending the quantity of serial clock edges.

The SPI interface is compatible with SPI modes 1 and 2. Data are latched on falling edges of SCLK while they are generated on the rising edges of SCLK. The idle state of SCLK can be either high or low.

#### 5.2.2 Protocol

A transfer occurs when the NPCS signal is low. The incoming stream on MOSI is decoded on SCLK falling edge.

The first received bit indicates the direction of the operation, where 0 indicates a write and 1 a read.

The seven subsequent bits contain the address of the register to read or write.


The following bytes are data which are either emitted on the MISO line in case of a read operation, or decoded on the MOSI line in case of a write operation.

The first data address corresponds to the first decoded address. The address pointer is then incremented each time a new byte is read or written.

The operation ends when NPCS goes high.

If NPCS goes high before the end of a byte transfer, the current byte operation is cancelled. For a read operation, no further data are sent on the MISO line. For a write operation, no data is written into the currently decoded address. All previous byte operations are valid.

**Figure 5-1: MODE 1 Multi-Byte Write Operation**





# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 5-2: **MODE 2 Multi-Byte Write Operation**




Figure 5-3: **MODE 1 Multi-Byte Read Operation**





Figure 5-4: **MODE 2 Multi-Byte Read Operation**



## 6. Interrupt Controller

The Interrupt Controller generates three interrupts:

- ADC ready interrupt
- Overrun interrupt
- Underrun interrupt

The interrupts can be detected by either polling the Interrupt Status register (ITSR) and/or by configuring the ITOUT output line. Because it is open-drain, this output needs to be pulled-up to VDDIO.

When activated, the ITOUT line goes low when an interrupt event occurs. It goes into Hi-Z state as soon as the interrupt source has been reset.

Refer to [“Output Interrupt Line Control Register” on page 31](#), [“Interrupt Control Register” on page 32](#) and [“Interrupt Status Register” on page 32](#) for more information on the interrupt line configuration.

### 6.1 ADC Ready

The ADC\_RDY interrupt rises at each new conversion frame, thus when an ADC is enabled, it reports that a new set of data is available. It is reset either on the read of at least one ADC register (addresses from ADCI0\_TAG to ADCV3\_7\_0) or on the read of the status register. As the user may not need all converted values of the ADCs, only the first access to an ADC data is taken into account to reset this interrupt.

### 6.2 Overrun

If ADC data acquisition registers are accessed twice within the same conversion period, the OVRES interrupt rises. It is reset on the read of the status register.

### 6.3 Underrun

If two synchronous signals occur without any ADC data acquisition, the UNDES interrupt rises. It is reset on the read of the status register.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7. SPI Controller User Interface

**Table 7-1: Register Mapping**

Offset	Register	Name	Access	Reset
0x00 <sup>(2)</sup>	ADCI0 TAG Register	ADCI0_TAG	Read-only	0x01
0x01 (0x00 <sup>(1)</sup> )	ADCI0 Output Bits 23 to 16 Read Register	ADCI0_23_16	Read-only	0x00
0x02 (0x01 <sup>(1)</sup> )	ADCI0 Output Bits 15 to 8 Read Register	ADCI0_15_8	Read-only	0x00
0x03 <sup>(2)</sup>	ADCI0 Output Bits 7 to 0 Read Register	ADCI0_7_0	Read-only	0x00
0x04 <sup>(2)</sup>	ADCI1 TAG Register	ADCI1_TAG	Read-only	0x02
0x05 (0x02 <sup>(1)</sup> )	ADCI1 Output Bits 23 to 16 Read Register	ADCI1_23_16	Read-only	0x00
0x06 (0x03 <sup>(1)</sup> )	ADCI1 Output Bits 15 to 8 Read Register	ADCI1_15_8	Read-only	0x00
0x07 <sup>(2)</sup>	ADCI1 Output Bits 7 to 0 Read Register	ADCI1_7_0	Read-only	0x00
0x08 <sup>(2)</sup>	ADCV1_TAG Register	ADCV1_TAG	Read-only	0x03
0x09 (0x04 <sup>(1)</sup> )	ADCV1 Output Bits 23 to 16 Read Register	ADCV1_23_16	Read-only	0x00
0x0a (0x05 <sup>(1)</sup> )	ADCV1 Output Bits 15 to 8 Read Register	ADCV1_15_8	Read-only	0x00
0x0b <sup>(2)</sup>	ADCV Output Bits 7 to 0 Register	ADCV1_7_0	Read-only	0x00
0x0c <sup>(2)</sup>	ADCI2_TAG Register <sup>(3)</sup>	ADCI2_TAG	Read-only	0x04
0x0d (0x06 <sup>(1)</sup> )	ADCI2 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCI2_23_16	Read-only	0x00
0x0e (0x07 <sup>(1)</sup> )	ADCI2 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCI2_15_8	Read-only	0x00
0x0f <sup>(2)</sup>	ADCI2 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCI2_7_0	Read-only	0x00
0x10 <sup>(2)</sup>	ADCV2_TAG Register <sup>(3)</sup>	ADCV2_TAG	Read-only	0x05
0x11 (0x08 <sup>(1)</sup> )	ADCV2 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCV2_23_16	Read-only	0x00
0x12 (0x09 <sup>(1)</sup> )	ADCV2 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCV2_15_8	Read-only	0x00
0x13 <sup>(2)</sup>	ADCV2 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCV2_7_0	Read-only	0x00
0x14 <sup>(2)</sup>	ADCI3_TAG Register <sup>(3)</sup>	ADCI3_TAG	Read-only	0x06
0x15 (0x0a <sup>(1)</sup> )	ADCI3 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCI3_23_16	Read-only	0x00
0x16 (0x0b <sup>(1)</sup> )	ADCI3 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCI3_15_8	Read-only	0x00
0x17 <sup>(2)</sup>	ADCI3 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCI3_7_0	Read-only	0x00
0x18 <sup>(2)</sup>	ADCV3_TAG Register <sup>(3)</sup>	ADCV3_TAG	Read-only	0x07
0x19 (0x0c <sup>(1)</sup> )	ADCV3 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCV3_23_16	Read-only	0x00
0x1a (0x0d <sup>(1)</sup> )	ADCV3 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCV3_15_8	Read-only	0x00
0x1b <sup>(2)</sup>	ADCV3 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCV3_7_0	Read-only	0x00
0x20	ADCI0 Controls Register	SDI0	Read/Write	0x00
0x21	ADCI1 Controls Register	SDI1	Read/Write	0x00
0x22	ADCV1 Controls Register	SDV1	Read/Write	0x00
0x23	ADCI2 Controls Register <sup>(3)</sup>	SDI2	Read/Write	0x00
0x24	ADCV2 Controls Register <sup>(3)</sup>	SDV2	Read/Write	0x00
0x25	ADCI3 Controls Register <sup>(3)</sup>	SDI3	Read/Write	0x00
0x26	ADCV3 Controls Register <sup>(3)</sup>	SDV3	Read/Write	0x00

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

**Table 7-1: Register Mapping**

Offset	Register	Name	Access	Reset
0x27	Analog Controls Register	ANA_CTRL	Read/Write	0x00
0x28	ATSENSE Configuration Register	ATCFG	Read/Write	0x03
0x29	ATSENSE Status Register	ATSR	Read-only	—
0x2a	Output Interrupt Line Control Register	ITOUTCR	Read/Write	0x04
0x2b	Interrupt Control Register	ITCR	Read/Write	0x00
0x2c	Interrupt Status Register	ITSR	Read-only	0x00
0x2d	Software Reset Register	SOFT_NRESET	Write-only	0x00

- Note**
- 1: Address value if the MSB mode is activated (see [Section 7.37 "ATSENSE Configuration Register"](#)).
  - 2: This register cannot be read if the MSB mode is activated (see [Section 7.37 "ATSENSE Configuration Register"](#)).
  - 3: Only for ATSENSE-201(H)/ATSENSE-301(H).

## 7.1 ADCI0 TAG Register

**Name:**ADCI0\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	DATA_VALID	TEMPMEAS	TAGI0			

### TAGI0: TAG of the Anti-tamper ADC Channel

TAGI0 is equal to 1.

### TEMPMEAS: Temperature Measurement Status

0: The external input of the TAMPER ADC is measured.

1: The temperature sensor input of the TAMPER ADC is measured.

### DATA\_VALID: I0 Channel Data Validity Status

0: The current data is not valid.

1: The current data is valid.

When the source of the ADCI0 channel switches, the decimation filter needs a few samples to stabilize its response (group delay of the filter). Data acquired while DATA\_VALID is null are not valid.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.2 ADCI0 Output Bits 23 to 16 Read Register

**Name:**ADCI0\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI0[23:16]							


### ADCI0\_23\_16: Bits 23 to 16 of the Anti-tamper ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.3 ADCI0 Output Bits 15 to 8 Read Register

Name:ADC10\_15\_8

Access:Read-only



**ADCI0\_15\_8: Bits 15 to 8 of the Anti-tamper ADC Channel**

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.4 ADCI0 Output Bits 7 to 0 Read Register

Name:ADC10\_7\_0

Access:Read-only



**ADCI0\_7\_0: Bits 7 to 0 of the Anti-tamper ADC Channel**

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.5 ADCI1 TAG Register

Name:ADC11\_TAG

Access:Read-only



**TAGI1: TAG of the I1 ADC Channel**


TAGI1 is equal to 2.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.6 ADCI1 Output Bits 23 to 16 Read Register

Name:ADC11\_23\_16

Access:Read-only



**ADCI1\_23\_16: Bits 23 to 16 of the I1 ADC Channel**

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


---

---

## 7.7 ADCI1 Output Bits 15 to 8 Read Register

Name:ADCI1\_15\_8

Access:Read-only




**ADCI1\_15\_8: Bits 15 to 8 of the I1 ADC Channel**

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.8 ADCI1 Output Bits 7 to 0 Read Register

Name:ADCI1\_7\_0

Access:Read-only



**ADCI1\_7\_0: bits 7 to 0 of the I1 ADC channel**

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.9 ADCV1 TAG Register

Name:ADCV1\_TAG

Access:Read-only



**TAGV1: TAG of the V1 ADC Channel**


TAGV1 is equal to 3.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.10 ADCV1 Output Bits 23 to 16 Read Register

Name:ADCV1\_23\_16

Access:Read-only



**ADCV1\_23\_16: Bits 23 to 16 of the V1 ADC Channel**


The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.11 ADCV1 Output Bits 15 to 8 Read Register

Name:ADCV1\_15\_8

Access:Read-only




**ADCV1\_15\_8: Bits 15 to 8 of the V1 ADC Channel**

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.12 ADCV1 Output Bits 7 to 0 Read Register

Name:ADCV1\_7\_0

Access:Read-only




**ADCV1\_7\_0: Bits 7 to 0 of the V1 ADC Channel**

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.13 ADCI2 TAG Register

Name:ADCI2\_TAG

Access:Read-only



**TAGI2: TAG of the I2 ADC Channel**

TAGI2 is equal to 4.


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.14 ADCI2 Output Bits 23 to 16 Read Register

Name:ADCI2\_23\_16

Access:Read-only



**ADCI2\_23\_16: Bits 23 to 16 of the I2 ADC Channel**

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.


The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.15 ADCI2 Output Bits 15 to 8 Read Register

Name:ADC12\_15\_8

Access:Read-only



### ADCI2\_15\_8: Bits 15 to 8 of the I2 ADC Channel


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.16 ADCI2 Output Bits 7 to 0 Read Register

Name:ADC12\_7\_0

Access:Read-only



### ADCI2\_7\_0: Bits 7 to 0 of the I2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.17 ADCV2 TAG Register

Name:ADCV2\_TAG

Access:Read-only



### TAGV2: TAG of the V2 ADC Channel

TAGV2 is equal to 5.


This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.18 ADCV2 Output Bits 23 to 16 Read Register

Name:ADCV2\_23\_16

Access:Read-only



### ADCV2\_23\_16: Bits 23 to 16 of the V2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).




# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.19 ADCV2 Output Bits 15 to 8 Read Register

Name:ADCV2\_15\_8

Access:Read-only



### ADCV2\_15\_8: Bits 15 to 8 of the V2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.20 ADCV2 Output Bits 7 to 0 Read Register

Name:ADCV2\_7\_0

Access:Read-only



### ADCV2\_7\_0: Bits 7 to 0 of the V2 ADC Channel


This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.21 ADCI3 TAG Register

Name:ADCI3\_TAG

Access:Read-only



### TAGI3: TAG of the I3 ADC Channel

TAGI3 is equal to 6.


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.22 ADCI3 Output Bits 23 to 16 Read Register

Name:ADCI3\_23\_16

Access:Read-only



### ADCI3\_23\_16: Bits 23 to 16 of the I3 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.


The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.23 ADCI3 Output Bits 15 to 8 Read Register

Name:ADCI3\_15\_8

Access:Read-only



### ADCI3\_15\_8: Bits 15 to 8 of the I3 ADC Channel


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.24 ADCI3 Output Bits 7 to 0 Read Register

Name:ADCI3\_7\_0

Access:Read-only



### ADCI3\_7\_0: Bits 7 to 0 of the I3 ADC Channel


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.25 ADCV3 TAG Register

Name:ADCV3\_TAG

Access:Read-only



### TAGV3: TAG of the V3 ADC Channel

TAGV3 is equal to 7.


This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.26 ADCV3 Output Bits 23 to 16 Read Register

Name:ADCV3\_23\_16

Access:Read-only



### ADCV3\_23\_16: Bits 23 to 16 of the V3 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.27 ADCV3 Output Bits 15 to 8 Read Register

Name:ADCV3\_15\_8

Access:Read-only

7	6	5	4	3	2	1	0
ADCV3[15:8]							

### ADCV3\_15\_8: Bits 15 to 8 of the V3 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.28 ADCV3 Output Bits 7 to 0 Read Register

Name:ADCV3\_7\_0

Access:Read-only

7	6	5	4	3	2	1	0
ADCV3[7:0]							

### ADCV3\_7\_0: Bits 7 to 0 of the V3 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.29 ADCI0 Controls Register

Name:SDI0

Access:Read/Write

7	6	5	4	3	2	1	0
–	–	GAIN		–	–	TEMPMEAS	ONADC

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

### TEMPMEAS: Temperature Measurement Activation

0: The external input of the TAMPER ADC is measured.

1: The temperature sensor input of the TAMPER ADC is measured.

This register must not be modified as long as the DATA\_VALID bit is low (see [“ADCI0 TAG Register” on page 20](#)).

### GAIN: Gain Configuration of the ADC

Value	Name	Description
0	ADC_GAINX1	Input stage of the ADC has a gain of 1
1	ADC_GAINX2	Input stage of the ADC has a gain of 2
2	ADC_GAINX4	Input stage of the ADC has a gain of 4
3	ADC_GAINX8	Input stage of the ADC has a gain of 8

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.30 ADCI1 Controls Register

Name:SDI1

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	GAIN		-	-	-	ONADC

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

### GAIN: Gain Configuration of the ADC

Value	Name	Description
0	ADC_GAINX1	Input stage of the ADC has a gain of 1
1	ADC_GAINX2	Input stage of the ADC has a gain of 2
2	ADC_GAINX4	Input stage of the ADC has a gain of 4
3	ADC_GAINX8	Input stage of the ADC has a gain of 8

## 7.31 ADCV1 Controls Register

Name:SDV1

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	ONADC

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

## 7.32 ADCI2 Controls Register

Name:SDI2

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	GAIN		-	-	-	ONADC

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## GAIN: Gain Configuration of the ADC

Value	Name	Description
0	ADC_GAINX1	Input stage of the ADC has a gain of 1
1	ADC_GAINX2	Input stage of the ADC has a gain of 2
2	ADC_GAINX4	Input stage of the ADC has a gain of 4
3	ADC_GAINX8	Input stage of the ADC has a gain of 8

## 7.33 ADCV2 Controls Register

Name:SDV2

Access:Read/Write

7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	ONADC

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

## 7.34 ADCI3 Controls Register

Name:SDI3

Access:Read/Write

7	6	5	4	3	2	1	0
–	–	GAIN		–	–	–	ONADC

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

## GAIN: Gain Configuration of the ADC

Value	Name	Description
0	ADC_GAINX1	Input stage of the ADC has a gain of 1
1	ADC_GAINX2	Input stage of the ADC has a gain of 2
2	ADC_GAINX4	Input stage of the ADC has a gain of 4
3	ADC_GAINX8	Input stage of the ADC has a gain of 8

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 7.35 ADCV3 Controls Register

Name:SDV3

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	ONADC

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

### ONADC: ADC Enable

0: ADC is disabled.

1: ADC is enabled.

When set, this bit can be read at one only after 768  $\mu$ s.

## 7.36 Analog Controls Register

Name:ANA\_CTRL

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	-	-	-	ONLDO	ONREF	ONBIAS

### ONBIAS: Enable of the Current Bias Generator

0: The current bias generator is disabled.

1: The current bias generator is enabled.

### ONREF: Enable of the Voltage Reference

0: The voltage reference is disabled.

1: The voltage reference is enabled.

When set, this bit can be read at one after 768  $\mu$ s.

### ONLDO: Enable of the Internal LDO

0: The LDO is disabled.

1: The LDO is enabled.

When set, this bit can be read at one after 928  $\mu$ s.

## 7.37 ATSENSE Configuration Register

Name:ATCFG

Access:Read/Write

7	6	5	4	3	2	1	0
-	-	-	MSB_MODE	-	-	OSR	

### OSR: OSR of the Decimation Filters

Value	Name	Description
0	OSR8	OSR of the system is 8

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

1	OSR16	OSR of the system is 16
2	OSR32	OSR of the system is 32
3	OSR64	OSR of the system is 64

The oversampling ratio (OSR) is the ratio between the input sampling rate  $F_{Sin}$  (ADC sampling rate, typically 1.024 MHz) and the output sampling rate  $F_{Sout}$  of the decimation filter.

$$F_{Sout} = \frac{F_{Sin}}{OSR}$$

The OSR must be set before switching on any ADC. Its value must not be changed if any of the ADCs are operating.

## MSB\_MODE: Selection Between 32-bit or 16-bit ADC Mode

Value	Name	Description
0	32BITS_MODE	The interface sends an 8-bit tag followed by the 24 bits of the ADC conversion (ADCx_TAG, ADCx_23_16, ADCx_15_8 and ADCx_7_0 registers).
1	16BITS_MODE	The interface sends the 16 MSB of the ADC conversion (ADCx_23_16 and ADCx_15_8 registers). The addresses of these registers are modified while ADCx_TAG and ADCx_7_0 are no longer readable.

## 7.38 ATSENSE Status Register

**Name:** ATSR

**Access:** Read-only

7	6	5	4	3	2	1	0
–	–	–	–	–	–	–	SYSRDY

### SYSRDY: System Ready

0: The system is not ready.

1: The system is ready.

Each time a soft or a hard reset is performed, the system operates initialization operations. ATSR indicates the end of these operations.

While ATSR is not high, no write access is possible in the registers.

## 7.39 Output Interrupt Line Control Register

**Name:** ITOUTCR

**Access:** Read/Write

7	6	5	4	3	2	1	0
–	–	–	–	–	ADC_RDY_OUT	UNDES_OUT	OVRES_OUT

### OVRES\_OUT: Overrun Output Enable

1: The OVRES interrupt activates the ITOUT output.

0: The OVRES interrupt does not activate the ITOUT output.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## UNDES\_OUT: Underrun Output Enable

- 1: The UNDES interrupt activates the ITOUT output.
- 0: The UNDES interrupt does not activate the ITOUT output.

## ADC\_RDY\_OUT: ADC Ready Output Enable

- 1: The ADC\_RDY interrupt activates the ITOUT output.
- 0: The ADC\_RDY interrupt does not activate the ITOUT output.

## 7.40 Interrupt Control Register

Name:ITCR

Access:Read/Write

7	6	5	4	3	2	1	0
–	–	–	–	–	ADC_RDY_EN	UNDES_EN	OVRES_EN

### OVRES\_EN: Overrun Interrupt Enable

- 0: The generation of the overrun interrupt is disabled.
- 1: The generation of the overrun interrupt is enabled.

The ovres status generation should be disabled in case of access to data registers through multiple SPI accesses (not simultaneously with the burst mode). In this case, the interrupt is generated as soon as the second access is performed.

### UNDES\_EN: Underrun Interrupt Enable

- 0: The generation of the underrun interrupt is disabled.
- 1: The generation of the underrun interrupt is enabled.

### ADC\_RDY\_EN: ADC Ready Interrupt Enable

- 0: The generation of the ADC ready interrupt is disabled.
- 1: The generation of the ADC ready interrupt is enabled.

## 7.41 Interrupt Status Register

Name:ITSR

Access:Read-only

7	6	5	4	3	2	1	0
–	–	–	–	–	ADC_RDY	UNDES	OVRES

### OVRES: Overrun Status

An overrun occurs when the host reads the data registers twice without updating the register values.

The ovres status generation should be disabled if data registers are read by multiple SPI accesses (not at once with the burst mode). In this case, the interrupt will be generated as soon as the second read access is performed.

This register is reset on read.

### UNDES: Underrun Status

An underrun occurs when two data register updates occur without read operation.

This register is reset on read.



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

---

## ADC\_RDY: ADC Ready Status

ADC ready interrupt is generated as soon as one ADC conversion is performed.

This register is reset on read.

## 7.42 Software Reset Register

**Name:**SOFT\_NRESET

**Access:**Write-only

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	NRESET

### NRESET: Chip Reset

When low, the entire chip is in reset state except the SPI interface and the SOFT\_NRESET register.

When high, the reset state is released.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 8. Software Example

This section details the steps to power up the ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) devices.

1. Power the VDDIO / VDDIN plane with a 3.3V voltage.
2. If internal VDDA regulator is not used, power the VDDA pin with a 2.8V voltage.
3. If internal voltage reference is not used, power the VREF pin with a 1.2V standard voltage reference.
4. Release the internal reset:
  - SPI\_WRITE 0x01 @ 0x2D [SOFT\_NRESET].
5. If used, start the VDDA regulator:
  - SPI\_WRITE 0x04 @ 0x27 [ANA\_CTRL].
6. Start the analog BIAS generator:
  - SPI\_WRITE 0x05 @ 0x27.
7. If used, start the voltage reference:
  - SPI\_WRITE 0x07 @ 0x27. Wait 100 ms to account for VREF settling.
8. Enable the interrupts:
  - SPI\_WRITE 0x07 @ 0x2A [ITCR],
9. Enable the output interrupt line:
  - SPI\_WRITE 0x07 @ 0x2B [ITOUTCR],
10. Start the converters:
  - SPI\_WRITE 0x31 @ 0x20 [SDI0], channel I0 ON with gain x8,
  - SPI\_WRITE 0x31 @ 0x21 [SDI1], channel I1 ON with gain x8,
  - SPI\_WRITE 0x01 @ 0x22 [SDV1], channel V1 ON,
  - SPI\_WRITE 0x31 @ 0x23 [SDI2], channel I2 ON with gain x8,<sup>(2)</sup>
  - SPI\_WRITE 0x01 @ 0x24 [SDV2], channel V2 ON,<sup>(1)</sup>
  - SPI\_WRITE 0x31 @ 0x25 [SDI3], channel I3 ON with gain x8,<sup>(2)</sup>
  - SPI\_WRITE 0x01 @ 0x26 [SDV3], channel V3 ON.<sup>(2)</sup>
11. Upon interrupt line ITOUT negative edge, read the ADC conversion results in registers ranging from address 0x00 to 0x1B.

**Note 1:** Only for ATSENSE-201(H)/ATSENSE-301(H).

**Note 2:** Only for ATSENSE-301(H).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 9. Electrical Characteristics (Devices with “-AU”, “-AUR”, “-SU” or “-SUR” ordering code suffix)

### 9.1 Absolute Maximum Ratings

**Table 9-1: Absolute Maximum Ratings\***

Storage temperature . . . . .	-55°C to +150°C
Power Supply Input on VDDIO, VDDIN . . . . .	-0.3V to +4.0V
Digital I/O Input Voltage . . . . .	-0.3V to +4.0V
Analog Input Voltage on VPx, VN, IPx, INx . . . . .	-2.0V to +4.0V
All Other Pins . . . . .	-0.3V to +4.0V
Maximum Current into VDD Pins . . . . .	100 mA
Maximum Current out of GND Pins . . . . .	100 mA
Maximum Current sunk/sourced by any output pin . . . . .	20 mA
ESD (all pins) . . . . .	2 KV HBM <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. **Exposure to absolute maximum rating conditions for extended periods may affect device reliability.**

**Note 1:** According to specifications MIL-883-Method 3015.7 (HBM - Human Body Model).

### 9.2 Recommended Operating Conditions

**Table 9-2: Recommended Operating Conditions**

Parameter	Condition	Min	Max	Units
Operating Ambient Temperature	–	-40	85	°C
Power Supply Input	$V_{VDDIO}, V_{VDDIN}$	3.0	3.6	V
Digital I/O Input Voltage	–	-0.3	$V_{VDDIO} + 0.3$	V
Analog Inputs Voltage Range	On $I_{P\{0,1,2,3\}}, I_{N\{0,1,2,3\}}$ and $V_{P\{1,2,3\}}$	-0.25	0.25	V

### 9.3 Current Consumption

**Table 9-3: Current Consumption**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$I_{DD\_OFF}$	Device not started.	Master Clock not running. $V_{VDDIO} = V_{VDDIN} = 3.3V$	–	1	2	µA
$I_{DD\_ON\_k.ADC}$	k Channels ON ( $k \geq 1$ ), Voltage Reference ON, LDO regulator ON.	Master Clock @ 4.096 MHz, $V_{VDDIO} = V_{VDDIN} = 3.3V$	–	$1.4 + k \times 0.75$	$1.9 + k \times 1.1$	mA

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 9.4 Power-On-Reset Thresholds

Table 9-4: Power-On-Reset Thresholds

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{T\_RISE}$	$V_{VDDIO}$ Rising Threshold	DC level	2.5	2.6	2.8	V
$V_{T\_FALL}$	$V_{VDDIO}$ Falling Threshold	DC level	2.35	2.5	2.65	V
$V_{T\_HYST}$	$V_{T\_RISE} - V_{T\_FALL}$	–	90	120	180	mV

## 9.5 Digital I/Os DC Characteristics

Table 9-5: Digital I/Os Characteristics

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDIO}$	Operating Supply Voltage	–	3.0	–	3.6	V
$V_{IL}$	Input Low-Level Voltage	–	-0.3	–	$0.3 \times V_{VDDIO}$	V
$V_{IH}$	Input High-Level Voltage	–	$0.7 \times V_{VDDIO}$	–	$V_{VDDIO} + 0.3$	V
$V_{OL}$	Output Low-Level Voltage	$I_O$ max.	–	–	$0.25 \times V_{VDDIO}$	V
$V_{OH}$	Output High-Level Voltage	$I_O$ max.	$0.75 \times V_{VDDIO}$	–	–	V
$I_O$	Output Current (sink or source)	–	–	–	8	mA

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 9.6 Measurement Channels

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF} = 1\mu\text{F}$  and  $C_{VDDA} = 1\mu\text{F}$ ,  $MCLK = 4.096\text{ MHz}$ ,  $V_{DDIN} = V_{DDIO} = 3.3\text{V}$ , Noise Bandwidth = [30Hz, 2kHz],  $T_J = [-40^\circ\text{C} ; +100^\circ\text{C}]$

**Table 9-6: Measurement Channel Electrical Characteristics**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDA}$	Operating Supply Voltage	–	2.7	2.8	2.9	V
$I_{VDD}$	Channel Operating Supply Current <sup>(1)</sup> in VDDIO and VDDA	–	–	0.75	1.1	mA
$f_{MCLK}$	Master Clock Input Frequency	–	3.9	4.096	4.3	MHz
Duty <sub>MCLK</sub>	Master Clock Input Duty Cycle	–	48	–	52	%
$V_{IND\_FS}$	A/D Converter Input Referred Full Scale Voltage <sup>(2)</sup>	$V_{REF} = 1.2\text{V}$ $V_{IND} = V_{VPx}$ or $V_{IND} = V_{IPx} - V_{INx}$ G: Channel Gain = {1, 2, 4 or 8}	–	1.2 / G	–	$V_{PP}$
$V_{CM\_IN}$	Common Mode Input Voltage Range	$(V_{IPx} + V_{INx}) / 2$	-20	–	20	mV
$Z_{IN0}$	Common Mode Input Impedance at $T_{J0} = 23^\circ\text{C}$	G: Channel Gain = {1, 2, 4 or 8} On $V_{Px}$ , $V_{IPx}$ , $V_{INx}$ pins. $F_{MCLK} = 4.096\text{ MHz}$	400 / G	480 / G	560 / G	k $\Omega$
$SINAD_{PEAK}$	Peak Signal to Noise and Distortion Ratio $F_{IN} = 45$ to $66\text{Hz}$ $BW = [30\text{ Hz}, 2\text{ kHz}]$	Gain = 1, $V_{IND} = 1.000 V_{PP}$	–	84	–	dB
		Gain = 1, $V_{IND} = 0.500 V_{PP}$ <sup>(3)</sup>	–	78	–	
		Gain = 2, $V_{IND} = 0.500 V_{PP}$	–	84	–	
		Gain = 4, $V_{IND} = 0.250 V_{PP}$	–	82	–	
		Gain = 8, $V_{IND} = 0.125 V_{PP}$	–	81	–	
$E_N$	Input Referred Noise Voltage integrated over [30 Hz, 2 kHz]	Gain = 1	–	21	–	$\mu\text{V}_{RMS}$
		Gain = 2	–	10	–	
		Gain = 4	–	6	–	
		Gain = 8	–	3.3	–	
$S_N$	Input Referred Noise Voltage Density at fundamental frequency. (Between 45 and 66 Hz)	Gain = 1	–	470	–	nV/ $\sqrt{\text{Hz}}$
		Gain = 2	–	220	–	
		Gain = 4	–	130	–	
		Gain = 8	–	73	–	
$EG_0$	Gain Error	$T_{J0} = 23^\circ\text{C}$ . $V_{REF} = 1.2\text{V}$	-3	–	3	%
$TC_G$	Channel Gain drift with temperature <sup>(4)</sup>	$-40^\circ\text{C} < T_J < 100^\circ\text{C}$ , $V_{REF} = 1.2\text{V}$ $R_{SOURCE} = 3\text{k}\Omega$	–	-5	–	ppm/ $^\circ\text{C}$
$V_{OS0}$	Input Referred Offset	$T_{J0} = 23^\circ\text{C}$	-5 / G	–	5 / G	mV
$TC_{VOS}$	$V_{OS}$ drift with temperature	$-40^\circ\text{C} < T_J < 100^\circ\text{C}$	-2	–	+2	$\mu\text{V}/^\circ\text{C}$

**Notes 1:** Current consumption per measurement channel.

**2:**  $V_{IND}$  may be limited by the recommended input voltage on analog input pins ( $\pm 0.25\text{V}$ , See [Table 9-2, "Recommended Operating Conditions"](#) ).

**3:** Corresponds to the maximum signal on the voltage channel(s).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

4: Includes the input impedance drift with temperature.

## 9.7 Voltage Reference and Die Temperature Sensor

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF}=1\mu F$  and  $C_{VDDA}=1\mu F$ ,  $MCLK=4.096\text{ MHz}$ ,  $V_{DDIN}=V_{DDIO}=3.3V$ ,  $T_J=[-40^\circ C; +100^\circ C]$ .

**Table 9-7: Voltage Reference and Die Temperature Sensor Electrical Characteristics**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDA}$	Operating Supply Voltage	–	2.7	2.8	2.9	V
$I_{VDDA}$	Operating Supply Current	–	–	70	100	$\mu A$
$V_{REF0}$	Output voltage initial accuracy	At $T_{J0}=23^\circ C$	1.142	1.144	1.146	V
$TC_{VREF\_U}$	$V_{REF}$ drift with temperature <sup>(1)</sup>	Uncompensated	–	50	–	ppm/ $^\circ C$
$TC_{VREF\_C}$		Using factory programmed calibration registers. <sup>(2)</sup>	–	10	–	
$R_{OUT}$	$V_{REF}$ output resistance	–	200	500	800	$\Omega$
$D_{TEMP\_Lin}$	Die Temperature Sensor, Digital Reading Linearity	–	–	+/-2	–	$^\circ C$
$I_{VREF\_OFF}$	Current in VREF pin when internal voltage reference is OFF	–	-100	–	100	nA

**Note 1:** TC is defined using the box method:  $TC = (V_{REF\_MAX} - V_{REF\_MIN}) / (V_{REF0} \times (T_{MAX} - T_{MIN}))$

**Note 2:** Applicable to ATSENSE-201H and ATSENSE-301H devices only.

## 9.8 VDDA LDO Regulator

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF}=1\mu F$  and  $C_{VDDA}=1\mu F$ ,  $MCLK=4.096\text{ MHz}$ ,  $V_{DDIN}=V_{DDIO}=3.3V$ ,  $T_J=[-40^\circ C; +100^\circ C]$ .

**Table 9-8: VDDA LDO Regulator**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDIN}$	Operating Supply Voltage	–	3.0	3.3	3.6	V
$I_{VDDIN}$	Operating Supply Current	–	–	–	250	$\mu A$
$I_O$	Output Current	–	–	–	15	mA
$V_O$	DC Output Voltage	$I_O=0\text{ mA}$	2.75	2.8V	2.85	V
$dV_O / dI_O$	Static Load Regulation	$I_O: 0\text{ to }I_{O\text{MAX}}$	-5	–	–	mV/mA
$dV_O / dV_{VDDIN}$	Static Line Regulation	$V_{DDIN}: 3.0V\text{ to }3.6V$	-5	–	+5	mV/V
PSRR	Power Supply Rejection Ratio	$f = \text{DC to } 2000\text{ Hz}$	–	40	–	dB
		$f = 1\text{ MHz}$	–	40	–	
$t_{START}$	Start-Up time	$V_O$ from 0 to 95% of final value. $I_O=0\text{ mA}$	–	–	1	ms
$C_O$	Stable Output Capacitor Range	Capacitive	0.5	1	4.7	$\mu F$
		Resistive	5	10	300	m $\Omega$

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 10. Extended Temperature Range Electrical Characteristics (Devices with “-AN” or “-ANR” ordering code suffix)

### 10.1 Absolute Maximum Ratings

**Table 10-1: Absolute Maximum Ratings\***

Storage temperature . . . . .	-55°C to +150°C
Power Supply Input on VDDIO, VDDIN . . . . .	-0.3V to +4.0V
Digital I/O Input Voltage . . . . .	-0.3V to +4.0V
Analog Input Voltage on VPx, VN, IPx, INx . . . . .	-2.0V to +4.0V
All Other Pins . . . . .	-0.3V to +4.0V
Maximum Current into VDD Pins . . . . .	100 mA
Maximum Current out of GND Pins . . . . .	100 mA
Maximum Current sunk/sourced by any output pin . . . . .	20 mA
ESD (all pins) . . . . .	2 KV HBM <sup>(1)</sup>

\*NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. **Exposure to absolute maximum rating conditions for extended periods may affect device reliability.**

**Note 1:** According to specifications MIL-883-Method 3015.7 (HBM - Human Body Model).

### 10.2 Recommended Operating Conditions

**Table 10-2: Recommended Operating Conditions**

Parameter	Condition	Min	Max	Units
Operating Ambient Temperature	–	-40	105	°C
Power Supply Input	$V_{VDDIO}, V_{VDDIN}$	3.0	3.6	V
Digital I/O Input Voltage	–	-0.3	$V_{VDDIO} + 0.3$	V
Analog Inputs Voltage Range	On $I_{P\{0,1,2,3\}}, I_{N\{0,1,2,3\}}$ and $V_{P\{1,2,3\}}$	-0.25	0.25	V

### 10.3 Current Consumption

**Table 10-3: Current Consumption**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$I_{DD\_OFF}$	Device not started.	Master Clock not running. $V_{VDDIO} = V_{VDDIN} = 3.3V$	–	1	4	µA
$I_{DD\_ON\_k.ADC}$	k Channels ON ( $k \geq 1$ ), Voltage Reference ON, LDO regulator ON.	Master Clock @ 4.096 MHz, $V_{VDDIO} = V_{VDDIN} = 3.3V$	–	$1.4 + k \times 0.75$	$2.0 + k \times 1.2$	mA

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 10.4 Power-On-Reset Thresholds

Table 10-4: Power-On-Reset Thresholds

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{T\_RISE}$	$V_{VDDIO}$ Rising Threshold	DC level	2.5	2.6	2.8	V
$V_{T\_FALL}$	$V_{VDDIO}$ Falling Threshold	DC level	2.35	2.5	2.65	V
$V_{T\_HYST}$	$V_{T\_RISE} - V_{T\_FALL}$	–	90	120	180	mV

## 10.5 Digital I/Os DC Characteristics

Table 10-5: Digital I/Os Characteristics

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDIO}$	Operating Supply Voltage	–	3.0	–	3.6	V
$V_{IL}$	Input Low-Level Voltage	–	-0.3	–	$0.3 \times V_{VDDIO}$	V
$V_{IH}$	Input High-Level Voltage	–	$0.7 \times V_{VDDIO}$	–	$V_{VDDIO} + 0.3$	V
$V_{OL}$	Output Low-Level Voltage	$I_O$ max.	–	–	$0.25 \times V_{VDDIO}$	V
$V_{OH}$	Output High-Level Voltage	$I_O$ max.	$0.75 \times V_{VDDIO}$	–	–	V
$I_O$	Output Current (sink or source)	–	–	–	8	mA



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 10.6 Measurement Channels

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF} = 1\mu\text{F}$  and  $C_{VDDA} = 1\mu\text{F}$ ,  $MCLK = 4.096\text{ MHz}$ ,  $V_{DDIN} = V_{DDIO} = 3.3\text{V}$ , Noise Bandwidth = [30Hz, 2kHz],  $T_J = [-40^\circ\text{C} ; +110^\circ\text{C}]$

**Table 10-6: Measurement Channel Electrical Characteristics**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDA}$	Operating Supply Voltage	–	2.7	2.8	2.9	V
$I_{VDD}$	Channel Operating Supply Current <sup>(1)</sup> in VDDIO and VDDA	–	–	0.75	1.2	mA
$f_{MCLK}$	Master Clock Input Frequency	–	3.9	4.096	4.3	MHz
Duty <sub>MCLK</sub>	Master Clock Input Duty Cycle	–	48	–	52	%
$V_{IND\_FS}$	A/D Converter Input Referred Full Scale Voltage <sup>(2)</sup>	$V_{REF} = 1.2\text{V}$ $V_{IND} = V_{VPx}$ or $V_{IND} = V_{IPx} - V_{INx}$ G: Channel Gain = {1, 2, 4 or 8}	–	1.2 / G	–	$V_{PP}$
$V_{CM\_IN}$	Common Mode Input Voltage Range	$(V_{IPx} + V_{INx}) / 2$	-20	–	20	mV
$Z_{IN0}$	Common Mode Input Impedance at $T_{J0} = 23^\circ\text{C}$	G: Channel Gain = {1, 2, 4 or 8} On $V_{Px}$ , $V_{IPx}$ , $V_{INx}$ pins. $F_{MCLK} = 4.096\text{ MHz}$	400 / G	480 / G	560 / G	k $\Omega$
$SINAD_{PEAK}$	Peak Signal to Noise and Distortion Ratio $F_{IN} = 45$ to $66\text{Hz}$ $BW = [30\text{ Hz}, 2\text{ kHz}]$	Gain = 1, $V_{IND} = 1.000 V_{PP}$	–	84	–	dB
		Gain = 1, $V_{IND} = 0.500 V_{PP}$ <sup>(3)</sup>	–	78	–	
		Gain = 2, $V_{IND} = 0.500 V_{PP}$	–	84	–	
		Gain = 4, $V_{IND} = 0.250 V_{PP}$	–	82	–	
		Gain = 8, $V_{IND} = 0.125 V_{PP}$	–	81	–	
$E_N$	Input Referred Noise Voltage integrated over [30 Hz, 2 kHz]	Gain = 1	–	21	–	$\mu\text{V}_{RMS}$
		Gain = 2	–	10	–	
		Gain = 4	–	6	–	
		Gain = 8	–	3.3	–	
$S_N$	Input Referred Noise Voltage Density at fundamental frequency. (Between 45 and 66 Hz)	Gain = 1	–	470	–	nV/ $\sqrt{\text{Hz}}$
		Gain = 2	–	220	–	
		Gain = 4	–	130	–	
		Gain = 8	–	73	–	
$EG_0$	Gain Error	$T_{J0} = 23^\circ\text{C}$ . $V_{REF} = 1.2\text{V}$	-3	–	3	%
$TC_G$	Channel Gain drift with temperature <sup>(4)</sup>	$-40^\circ\text{C} < T_J < 110^\circ\text{C}$ , $V_{REF} = 1.2\text{V}$ $R_{SOURCE} = 3\text{k}\Omega$	–	-5	–	ppm/ $^\circ\text{C}$
$V_{OS0}$	Input Referred Offset	$T_{J0} = 23^\circ\text{C}$	-5 / G	–	5 / G	mV
$TC_{VOS}$	$V_{OS}$ drift with temperature	$-40^\circ\text{C} < T_J < 110^\circ\text{C}$	-2	–	+2	$\mu\text{V}/^\circ\text{C}$

**Notes 1:** Current consumption per measurement channel.

**2:**  $V_{IND}$  may be limited by the recommended input voltage on analog input pins ( $\pm 0.25\text{V}$ , See [Table 9-2, "Recommended Operating Conditions"](#) ).

**3:** Corresponds to the maximum signal on the voltage channel(s).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

4: Includes the input impedance drift with temperature.

## 10.7 Voltage Reference and Die Temperature Sensor

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF}=1\mu F$  and  $C_{VDDA}=1\mu F$ ,  $MCLK=4.096\text{ MHz}$ ,  $V_{VDDIN}=V_{VDDIO}=3.3V$ ,  $T_J=[-40^\circ C; +110^\circ C]$ .

**Table 10-7: Voltage Reference and Die Temperature Sensor Electrical Characteristics**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDA}$	Operating Supply Voltage	–	2.7	2.8	2.9	V
$I_{VDDA}$	Operating Supply Current	–	–	70	100	$\mu A$
$V_{REF0}$	Output voltage initial accuracy	At $T_{J0}=23^\circ C$	1.142	1.144	1.146	V
$TC_{VREF}$	$V_{REF}$ drift with temperature <sup>(1)</sup>	–	–	50	–	ppm/ $^\circ C$
$R_{OUT}$	$V_{REF}$ output resistance	–	200	500	800	$\Omega$
$D_{TEMP\_Lin}$	Die Temperature Sensor, Digital Reading Linearity	–	–	+/-2	–	$^\circ C$
$I_{VREF\_OFF}$	Current in VREF pin when internal voltage reference is OFF	–	-100	–	100	nA

**Note 1:** TC is defined using the box method:  $TC = (V_{REF\_MAX} - V_{REF\_MIN}) / (V_{REF0} \times (T_{MAX} - T_{MIN}))$

## 10.8 VDDA LDO Regulator

Unless otherwise specified: External components according to [Section 3. "Application Block Diagram"](#):  $C_{VREF}=1\mu F$  and  $C_{VDDA}=1\mu F$ ,  $MCLK=4.096\text{ MHz}$ ,  $V_{DDIN}=V_{DDIO}=3.3V$ ,  $T_J=[-40^\circ C; +110^\circ C]$ .


**Table 10-8: VDDA LDO Regulator**

Symbol	Parameter	Comments	Min	Typ	Max	Units
$V_{VDDIN}$	Operating Supply Voltage	–	3.0	3.3	3.6	V
$I_{VDDIN}$	Operating Supply Current	–	–	–	250	$\mu A$
$I_O$	Output Current	–	–	–	15	mA
$V_O$	DC Output Voltage	$I_O=0\text{ mA}$	2.75	2.8V	2.85	V
$dV_O / dI_O$	Static Load Regulation	$I_O: 0\text{ to }I_{O\text{MAX}}$	-5	–	–	mV/mA
$dV_O / dV_{VDDIN}$	Static Line Regulation	$V_{DDIN}: 3.0V\text{ to }3.6V$	-5	–	+5	mV/V
PSRR	Power Supply Rejection Ratio	$f = \text{DC to } 2000\text{ Hz}$	–	40	–	dB
		$f = 1\text{ MHz}$	–	40	–	
$t_{START}$	Start-Up time	$V_O$ from 0 to 95% of final value. $I_O=0\text{ mA}$	–	–	1	ms
$C_O$	Stable Output Capacitor Range	Capacitive	0.5	1	4.7	$\mu F$
		Resistive	5	10	300	m $\Omega$

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


## 11. Mechanical Characteristics

Figure 11-1: 20-lead SOIC Package



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 11-2: 32-lead TQFP Package



Sept 20, 2012.



TITLE  
Thin Quad Flat Pack (TQFP), 32 Pins  
Body: 7 x 7 x 1.0 mm Pitch 0.8 mm

GPC	DRAWING NO.	REV .
AUT	R-TQ032_E	A

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 12. Ordering Information

Table 12-1: Ordering Information

Ordering Code	Package	Carrier Type	Package Type	Temperature Operating Range
ATSENSE101A-SUR	SOIC20	Tape & Reel	Green	Industrial (-40°C to +85°C)
ATSENSE101A-SU	SOIC20	Tube		
ATSENSE201A-AUR	TQFP32	Tape & Reel		
ATSENSE201HA-AUR				
ATSENSE201A-AU	TQFP32	Tray		
ATSENSE201HA-AU				
ATSENSE301A-AUR	TQFP32	Tape & Reel		
ATSENSE301HA-AUR				
ATSENSE301A-AU	TQFP32	Tray		
ATSENSE301HA-AU				
ATSENSE301A-AN	TQFP32	Tray	Green	Extended Industrial (-40°C to +105°C)
ATSENSE301A-ANR		Tape & Reel		

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 13. Revision History

In the table that follows, the most recent version of the document appears first.

**Table 13-1: ATSENSE-101/-201(H)/-301(H) Datasheet Rev. 60001524A Revision History**

Doc. Date	Changes
19-Oct-17	Updated to Microchip format. Assigned a new document number (DS60001524) and revision letter is reset to A. Document number DS60001524 revision A corresponds to what would have been 11219 revision C. ISBN number assigned.
	“Atmel” changed by “Microchip” throughout.
	Added 105°C devices in the “Ordering Information” section and the corresponding “Extended Temperature Range Electrical Characteristics (Devices with “-AN” or “-ANR” ordering code suffix)” section.
	Clarified maximum current spec in “Absolute Maximum Ratings” section.
	Removed IVDDx OFF current specification in Table 10-6, Table 10-7 and Table 10-8 as they cannot be measured individually.

**Table 13-2: ATSENSE-101/-201(H)/-301(H) Datasheet Rev. 11219B Revision History**

Doc. Date	Changes
20-Feb-14	Removed preliminary status.
	ATSENSE-201(H) device added to the datasheet in “Description” and “Features”.
	Figure 3-2 “ATSENSE-201(H) Typical Application Block Diagram” added.
	Section 2. “Package and Pinout”: added ATSENSE-201(H)
	Updated register descriptions for use with ATSENSE-201(H) from “ADC12 TAG Register” to “ADCV3 Output Bits 7 to 0 Read Register” and from “ADC12 Controls Register” to “ADCV3 Controls Register”.
	Section 9.6 “Measurement Channels”, Section 9.7 “Voltage Reference and Die Temperature Sensor” and Section 9.8 “VDDA LDO Regulator”: In introduction text, corrected $C_{VREF}$ and $C_{VDDA}$ units to $\mu\text{F}$ .
	Table 9-6 “Measurement Channel Electrical Characteristics”: Added condition with typ value for $\text{SINAD}_{\text{PEAK}}$
	Table 9-8 “VDDA LDO Regulator”: Updated min, typ and max values and modified units for parameters Static Load Regulation and Static Line Regulation. Changed typ value for parameter Power Supply Rejection Ratio for condition $f = 1 \text{ MHz}$ .
Table 12-1 “Ordering Information”: added ATSENSE-201(H) ordering codes. Added ATSENSE101A-SUR.	

**Table 13-3: ATSENSE-101/-301(H) Datasheet Rev. 11219A 15-Oct-13 Revision History**

Doc. Date	Changes
15-Oct-13	First Issue

## The Microchip Web Site

Microchip provides online support via our web site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Customer Change Notification Service

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Design Support", click on "Customer Change Notification" and follow the registration instructions.

## Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## Product Identification System

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

<b>ATSENSE301HA - AUR</b>	<b>Example:</b> a) ATSENSE301HA-AUR = 3-Phase (3xV + 4xI) ATSENSE, High accuracy grade, Industrial Temperature Range, TQFP32 Package, Tape and Reel Carrier
<p><b>Product Series</b></p> <p><b>Product Number</b></p> <p><b>Accuracy Grade</b></p> <p><b>Mask Revision</b></p> <p><b>Package</b></p> <p><b>Temperature Range</b></p> <p><b>Carrier Type</b></p>	
<p><b>Product Series:</b> ATSENSE = ATSENSE series</p> <p><b>Product Number:</b> 101 = Single-Phase (1 Voltage + 2 Current Channels) 201 = Dual-Phase (2 Voltage + 2 Current Channels) 301 = Poly-Phase (3 Voltage + 4 Current Channels)</p> <p><b>Accuracy Grade:</b> Blank = Standard Accuracy H = High Accuracy</p> <p><b>Mask Revision:</b> A = Revision A</p> <p><b>Package:</b> A = TQFP32 S = SOIC20</p> <p><b>Temperature Range:</b> U = -40°C to +85°C (Industrial) N = -40°C to +105°C (Extended Industrial)</p> <p><b>Carrier Type:</b> Blank = Standard Packaging (tube or tray) R = Tape and Reel (1)</p>	<p><b>Note 1:</b> Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.</p> <p><b>2:</b> Small form-factor packaging options may be available. Please check <a href="http://www.microchip.com/packaging">www.microchip.com/packaging</a> for small-form factor package availability, or contact your local Sales Office.</p>



---

---

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-2239-6

---

## Quality Management System Certified by DNV

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**Raleigh, NC**  
Tel: 919-844-7510

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**  
Tel: 905-673-0699  
Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon

**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**Finland - Espoo**  
Tel: 358-9-4520-820

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**France - Saint Cloud**  
Tel: 33-1-30-60-70-00

**Germany - Garching**  
Tel: 49-8931-9700

**Germany - Haan**  
Tel: 49-2129-3766400

**Germany - Heilbronn**  
Tel: 49-7131-67-3636

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Germany - Rosenheim**  
Tel: 49-8031-354-560

**Israel - Ra'anana**  
Tel: 972-9-744-7705

**Italy - Padova**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Norway - Trondheim**  
Tel: 47-7288-4388

**Poland - Warsaw**  
Tel: 48-22-3325737

**Romania - Bucharest**  
Tel: 40-21-407-87-50

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Gothenberg**  
Tel: 46-31-704-60-40

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820