


**Features:**

- ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location
- ◆ High-speed data access
  - Commercial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
  - Industrial: 4.2ns (133MHz) (max.)
- ◆ Selectable Pipelined or Flow-Through output mode
  - Due to limited pin count PL/ $\overline{FT}$  option is not supported on the 128-pin TQFP package. Device is pipelined outputs only on each port.
- ◆ Counter enable and repeat features
- ◆ Dual chip enables allow for depth expansion without additional logic
- ◆ Full synchronous operation on both ports
  - 6ns cycle time, 166MHz operation (6Gbps bandwidth)
  - Fast 3.6ns clock to data out
  - 1.7ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 166MHz
  - Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- ◆ Separate byte controls for multiplexed bus and bus matching compatibility
- ◆ Dual Cycle Deselect (DCD) for Pipelined Output mode
- ◆ LVTTTL compatible, single 3.3V ( $\pm 150\text{mV}$ ) power supply for core
- ◆ LVTTTL compatible, selectable 3.3V ( $\pm 150\text{mV}$ ) or 2.5V ( $\pm 100\text{mV}$ ) power supply for I/Os and control signals on each port
- ◆ Industrial temperature range (-40°C to +85°C) is available at 133MHz.
- ◆ Available in a 128-pin Thin Quad Flatpack, 208-pin fine pitch Ball Grid Array, and 256-pin Ball Grid Array
- ◆ Supports JTAG features compliant to IEEE 1149.1
  - Due to limited pin count, JTAG is not supported on the 128-pin TQFP package
- ◆ Green parts available, see ordering information

**Functional Block Diagram**

**NOTE:**

1. A17 is a NC for IDT70V3399.

5623 tbi 01

NOVEMBER 2019

Description:

The IDT70V3319/99 is a high-speed 256/128K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V3319/99 has been optimized for applications having unidirectional

or bidirectional data flow in bursts. An automatic power down feature, controlled by  $\overline{CE}0$  and  $\overline{CE}1$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The 70V3319/99 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device ( $V_{DD}$ ) remains at 3.3V.

Pin Configuration<sup>(1,2,3,4,5)</sup>

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17										
I/O <sub>9L</sub>	NC	V <sub>SS</sub>	TDO	NC	A <sub>16L</sub>	A <sub>12L</sub>	A <sub>8L</sub>	NC	V <sub>DD</sub>	CLK <sub>L</sub>	$\overline{CNTEN}_L$	A <sub>4L</sub>	A <sub>0L</sub>	OPT <sub>L</sub>	NC	V <sub>SS</sub>	A									
NC	V <sub>SS</sub>	NC	TDI	A <sub>17L</sub> <sup>(1)</sup>	A <sub>13L</sub>	A <sub>9L</sub>	NC	$\overline{CE}0L$	V <sub>SS</sub>	$\overline{ADS}_L$	A <sub>5L</sub>	A <sub>1L</sub>	V <sub>SS</sub>	V <sub>DDQR</sub>	I/O <sub>8L</sub>	NC	B									
V <sub>DDQL</sub>	I/O <sub>9R</sub>	V <sub>DDQR</sub>	PIPE/ $\overline{FTL}$	NC	A <sub>14L</sub>	A <sub>10L</sub>	$\overline{UB}_L$	CE <sub>1L</sub>	V <sub>SS</sub>	R/ $\overline{WL}$	A <sub>6L</sub>	A <sub>2L</sub>	V <sub>DD</sub>	I/O <sub>8R</sub>	NC	V <sub>SS</sub>	C									
NC	V <sub>SS</sub>	I/O <sub>10L</sub>	NC	A <sub>15L</sub>	A <sub>11L</sub>	A <sub>7L</sub>	$\overline{LB}_L$	V <sub>DD</sub>	$\overline{OE}_L$	REPEAT <sub>L</sub>	A <sub>3L</sub>	V <sub>DD</sub>	NC	V <sub>DDQL</sub>	I/O <sub>7L</sub>	I/O <sub>7R</sub>	D									
I/O <sub>11L</sub>	NC	V <sub>DDQR</sub>	I/O <sub>10R</sub>	70V3319/99 BF208 <sup>(6)</sup> BFG208 <sup>(6)</sup>  208-Pin fpBGA Top View <sup>(7)</sup>									I/O <sub>6L</sub>	NC	V <sub>SS</sub>	NC	E									
V <sub>DDQL</sub>	I/O <sub>11R</sub>	NC	V <sub>SS</sub>										V <sub>SS</sub>	I/O <sub>8R</sub>	NC	V <sub>DDQR</sub>	F									
NC	V <sub>SS</sub>	I/O <sub>12L</sub>	NC										NC	V <sub>DDQL</sub>	I/O <sub>5L</sub>	NC	G									
V <sub>DD</sub>	NC	V <sub>DDQR</sub>	I/O <sub>12R</sub>										V <sub>DD</sub>	NC	V <sub>SS</sub>	I/O <sub>5R</sub>	H									
V <sub>DDQL</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>										V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DDQR</sub>	J									
I/O <sub>14R</sub>	V <sub>SS</sub>	I/O <sub>13R</sub>	V <sub>SS</sub>										I/O <sub>3R</sub>	V <sub>DDQL</sub>	I/O <sub>4R</sub>	V <sub>SS</sub>	K									
NC	I/O <sub>14L</sub>	V <sub>DDQR</sub>	I/O <sub>13L</sub>										NC	I/O <sub>3L</sub>	V <sub>SS</sub>	I/O <sub>4L</sub>	L									
V <sub>DDQL</sub>	NC	I/O <sub>15R</sub>	V <sub>SS</sub>										V <sub>SS</sub>	NC	I/O <sub>2R</sub>	V <sub>DDQR</sub>	M									
NC	V <sub>SS</sub>	NC	I/O <sub>15L</sub>										I/O <sub>1R</sub>	V <sub>DDQL</sub>	NC	I/O <sub>2L</sub>	N									
I/O <sub>16R</sub>	I/O <sub>16L</sub>	V <sub>DDQR</sub>	NC										$\overline{TRST}$	A <sub>16R</sub>	A <sub>12R</sub>	A <sub>8R</sub>	NC	V <sub>DD</sub>	CLK <sub>R</sub>	$\overline{CNTEN}_R$	A <sub>4R</sub>	NC	I/O <sub>1L</sub>	V <sub>SS</sub>	NC	P
V <sub>SS</sub>	NC	I/O <sub>17R</sub>	TCK										A <sub>17R</sub> <sup>(1)</sup>	A <sub>13R</sub>	A <sub>9R</sub>	NC	$\overline{CE}0R$	V <sub>SS</sub>	$\overline{ADS}_R$	A <sub>5R</sub>	A <sub>1R</sub>	V <sub>SS</sub>	V <sub>DDQL</sub>	I/O <sub>0R</sub>	V <sub>DDQR</sub>	R
NC	I/O <sub>17L</sub>	V <sub>DDQL</sub>	TMS										NC	A <sub>14R</sub>	A <sub>10R</sub>	$\overline{UB}_R$	CE <sub>1R</sub>	V <sub>SS</sub>	R/ $\overline{WR}$	A <sub>6R</sub>	A <sub>2R</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	T
V <sub>SS</sub>	NC	PIPE/ $\overline{FTR}$	NC										A <sub>15R</sub>	A <sub>11R</sub>	A <sub>7R</sub>	$\overline{LB}_R$	V <sub>DD</sub>	$\overline{OE}_R$	REPEAT <sub>R</sub>	A <sub>3R</sub>	A <sub>0R</sub>	V <sub>DD</sub>	OPT <sub>R</sub>	NC	I/O <sub>0L</sub>	U

5623 drw 02c

NOTES:

1. A<sub>17</sub> is a NC for IDT70V3399.
2. All V<sub>DD</sub> pins must be connected to 3.3V power supply.
3. All V<sub>DDQ</sub> pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>IH</sub> (3.3V), and 2.5V if OPT pin for that port is set to V<sub>IL</sub> (0V).
4. All V<sub>SS</sub> pins must be connected to ground supply.
5. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
6. This package code is used to reference the package diagram.
7. This text does not indicate orientation of the actual part-marking.

Pin Configuration<sup>(1,2,3,4,5)</sup> (con't.)

70V3319/99  
BC256<sup>(6)</sup>  
BCG256<sup>(6)</sup>

256-Pin BGA  
Top View<sup>(7)</sup>


A1 NC	A2 TDI	A3 NC	A4 A17L <sup>(1)</sup>	A5 A14L	A6 A11L	A7 A8L	A8 NC	A9 CE1L	A10 OEL	A11 CNTENL	A12 A5L	A13 A2L	A14 A0L	A15 NC	A16 NC
B1 NC	B2 NC	B3 TDO	B4 NC	B5 A15L	B6 A12L	B7 A9L	B8 UBL	B9 CE0L	B10 R/WL	B11 REPEATL	B12 A4L	B13 A1L	B14 VDD	B15 NC	B16 NC
C1 NC	C2 I/O9L	C3 VSS	C4 A16L	C5 A13L	C6 A10L	C7 A7L	C8 NC	C9 LBL	C10 CLKL	C11 ADSL	C12 A6L	C13 A3L	C14 OPTL	C15 NC	C16 I/O8L
D1 NC	D2 I/O9R	D3 NC	D4 PIPE/FTL	D5 VDDQL	D6 VDDQL	D7 VDDQR	D8 VDDQR	D9 VDDQL	D10 VDDQL	D11 VDDQR	D12 VDDQR	D13 VDD	D14 NC	D15 NC	D16 I/O8R
E1 I/O10R	E2 I/O10L	E3 NC	E4 VDDQL	E5 VDD	E6 VDD	E7 VSS	E8 VSS	E9 VSS	E10 VSS	E11 VDD	E12 VDD	E13 VDDQR	E14 NC	E15 I/O7L	E16 I/O7R
F1 I/O11L	F2 NC	F3 I/O11R	F4 VDDQL	F5 VDD	F6 VSS	F7 VSS	F8 VSS	F9 VSS	F10 VSS	F11 VSS	F12 VDD	F13 VDDQR	F14 I/O6R	F15 NC	F16 I/O6L
G1 NC	G2 NC	G3 I/O12L	G4 VDDQR	G5 VSS	G6 VSS	G7 VSS	G8 VSS	G9 VSS	G10 VSS	G11 VSS	G12 VSS	G13 VDDQL	G14 I/O5L	G15 NC	G16 NC
H1 NC	H2 I/O12R	H3 NC	H4 VDDQR	H5 VSS	H6 VSS	H7 VSS	H8 VSS	H9 VSS	H10 VSS	H11 VSS	H12 VSS	H13 VDDQL	H14 NC	H15 NC	H16 I/O5R
J1 I/O13L	J2 I/O14R	J3 I/O13R	J4 VDDQL	J5 VSS	J6 VSS	J7 VSS	J8 VSS	J9 VSS	J10 VSS	J11 VSS	J12 VSS	J13 VDDQR	J14 I/O4R	J15 I/O3R	J16 I/O4L
K1 NC	K2 NC	K3 I/O14L	K4 VDDQL	K5 VSS	K6 VSS	K7 VSS	K8 VSS	K9 VSS	K10 VSS	K11 VSS	K12 VSS	K13 VDDQR	K14 NC	K15 NC	K16 I/O3L
L1 I/O15L	L2 NC	L3 I/O15R	L4 VDDQR	L5 VDD	L6 VSS	L7 VSS	L8 VSS	L9 VSS	L10 VSS	L11 VSS	L12 VDD	L13 VDDQL	L14 I/O2L	L15 NC	L16 I/O2R
M1 I/O16R	M2 I/O16L	M3 NC	M4 VDDQR	M5 VDD	M6 VDD	M7 VSS	M8 VSS	M9 VSS	M10 VSS	M11 VDD	M12 VDD	M13 VDDQL	M14 I/O1R	M15 I/O1L	M16 NC
N1 NC	N2 I/O17R	N3 NC	N4 PIPE/FTL	N5 VDDQR	N6 VDDQR	N7 VDDQL	N8 VDDQL	N9 VDDQR	N10 VDDQR	N11 VDDQL	N12 VDDQL	N13 VDD	N14 NC	N15 I/O0R	N16 NC
P1 NC	P2 I/O17L	P3 TMS	P4 A16R	P5 A13R	P6 A10R	P7 A7R	P8 NC	P9 LBR	P10 CLKR	P11 ADSR	P12 A6R	P13 A3R	P14 NC	P15 NC	P16 I/O0L
R1 NC	R2 NC	R3 TRSTR	R4 NC	R5 A15R	R6 A12R	R7 A9R	R8 UBR	R9 CE0R	R10 R/WR	R11 REPEATR	R12 A4R	R13 A1R	R14 OPTR	R15 NC	R16 NC
T1 NC	T2 TCK	T3 NC	T4 A17R <sup>(1)</sup>	T5 A14R	T6 A11R	T7 A8R	T8 NC	T9 CE1R	T10 OER	T11 CNTENR	T12 A5R	T13 A2R	T14 A0R	T15 NC	T16 NC

5623 drw 02d

NOTES:

1. A17 is a NC for IDT70V3399.
2. All VDD pins must be connected to 3.3V power supply.
3. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
4. All VSS pins must be connected to ground supply.
5. Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.
6. This package code is used to reference the package diagram.
7. This text does not indicate orientation of the actual part-marking.

Pin Configuration<sup>(1,2,3,4,5,8,9)</sup> (con't.)



NOTES:

1. A17 is a NC for IDT70V3399.
2. All VDD pins must be connected to 3.3V power supply.
3. All VDD pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to V<sub>IH</sub> (3.3V), and 2.5V if OPT pin for that port is set to V<sub>IL</sub> (0V).
4. All VSS pins must be connected to ground supply.
5. Package body is approximately 14mm x 20mm x 1.4mm.
6. This package code is used to reference the package diagram.
7. This text does not indicate orientation of the actual part-marking.
8. PIPE/FT option in PKG128 is not supported due to limitation in pin count. Device is pipelined outputs only on each port.
9. Due to the limited pin count, JTAG is not supported in the PKG128 package.

## Pin Names

Left Port	Right Port	Names
$\overline{CE}_{0L}$ , $CE_{1L}$	$\overline{CE}_{0R}$ , $CE_{1R}$	Chip Enables <sup>(6)</sup>
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
$A_{0L}$ - $A_{17L}$ <sup>(1)</sup>	$A_{0R}$ - $A_{17R}$ <sup>(1)</sup>	Address
$I/O_{0L}$ - $I/O_{17L}$	$I/O_{0R}$ - $I/O_{17R}$	Data Input/Output
$CLK_L$	$CLK_R$	Clock
$PIPE/\overline{FT}_L$ <sup>(5)</sup>	$PIPE/\overline{FT}_R$ <sup>(5)</sup>	Pipeline/Flow-Through
$\overline{ADS}_L$	$\overline{ADS}_R$	Address Strobe Enable
$\overline{CNTEN}_L$	$\overline{CNTEN}_R$	Counter Enable
$\overline{REPEAT}_L$	$\overline{REPEAT}_R$	Counter Repeat <sup>(4)</sup>
$\overline{UB}_L$	$\overline{UB}_R$	Upper Byte Enable ( $I/O_9$ - $I/O_{17}$ ) <sup>(6)</sup>
$\overline{LB}_L$	$\overline{LB}_R$	Lower Byte Enable ( $I/O_0$ - $I/O_8$ ) <sup>(6)</sup>
$V_{DDOL}$	$V_{DDOR}$	Power (I/O Bus) (3.3V or 2.5V) <sup>(2)</sup>
$OPT_L$	$OPT_R$	Option for selecting $V_{DDOX}$ <sup>(2,3)</sup>
$V_{DD}$		Power (3.3V) <sup>(2)</sup>
$V_{SS}$		Ground (0V)
$TDI$		Test Data Input
$TDO$		Test Data Output
$TCK$		Test Logic Clock (10MHz)
$TMS$		Test Mode Select
$\overline{TRST}$		Reset (Initialize TAP Controller)

5623 tbl 01

**NOTES:**

1.  $A_{17}$  is a NC for IDT70V3399.
2.  $V_{DD}$ ,  $OPT_x$ , and  $V_{DDOX}$  must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
3.  $OPT_x$  selects the operating voltage levels for the I/Os and controls on that port. If  $OPT_x$  is set to  $V_{IH}$  (3.3V), then that port's I/Os and controls will operate at 3.3V levels and  $V_{DDOX}$  must be supplied at 3.3V. If  $OPT_x$  is set to  $V_{IL}$  (0V), then that port's I/Os and address controls will operate at 2.5V levels and  $V_{DDOX}$  must be supplied at 2.5V. The  $OPT$  pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
4. When  $\overline{REPEAT}_x$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}_x$ .
5.  $PIPE/\overline{FT}$  option in PK-128 package is not supported due to limitation in pin count. Device is pipelined output mode only on each port.
6. Chip Enables and Byte Enables are double buffered when  $PL/\overline{FT} = V_{IH}$ , i.e., the signals take two cycles to deselect.

Truth Table I—Read/Write and Enable Control<sup>(1,2,3)</sup>

$\overline{OE}$	CLK	$\overline{CE_0}$	CE <sub>1</sub>	$\overline{UB}$	$\overline{LB}$	R/ $\overline{W}$	Upper Byte I/O <sub>9-17</sub>	Lower Byte I/O <sub>0-8</sub>	MODE
X	↑	H	X	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	X	L	X	X	X	High-Z	High-Z	Deselected—Power Down
X	↑	L	H	H	H	X	High-Z	High-Z	Both Bytes Deselected
X	↑	L	H	H	L	L	High-Z	D <sub>IN</sub>	Write to Lower Byte Only
X	↑	L	H	L	H	L	D <sub>IN</sub>	High-Z	Write to Upper Byte Only
X	↑	L	H	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	Write to Both Bytes
L	↑	L	H	H	L	H	High-Z	D <sub>OUT</sub>	Read Lower Byte Only
L	↑	L	H	L	H	H	D <sub>OUT</sub>	High-Z	Read Upper Byte Only
L	↑	L	H	L	L	H	D <sub>OUT</sub>	D <sub>OUT</sub>	Read Both Bytes
H	↑	L	H	L	L	X	High-Z	High-Z	Outputs Disabled

5623 tbl 02

NOTES:

- "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
- $\overline{ADS}$ ,  $\overline{CNTEN}$ ,  $\overline{REPEAT}$  = X.
- $\overline{OE}$  is an asynchronous input signal.

Truth Table II—Address Counter Control<sup>(1,2)</sup>

External Address	Previous Internal Address	Internal Address Used	CLK	$\overline{ADS}$	$\overline{CNTEN}$	$\overline{REPEAT}^{(4)}$	I/O <sup>(3)</sup>	MODE
X	X	A <sub>n</sub>	↑	X	X	L <sup>(4)</sup>	D <sub>I/O</sub> (0)	Counter Reset to last valid $\overline{ADS}$ load
A <sub>n</sub>	X	A <sub>n</sub>	↑	L <sup>(4)</sup>	X	H	D <sub>I/O</sub> (n)	External Address Used
A <sub>n</sub>	A <sub>p</sub>	A <sub>p</sub>	↑	H	H	H	D <sub>I/O</sub> (p)	External Address Blocked—Counter disabled (A <sub>p</sub> reused)
X	A <sub>p</sub>	A <sub>p</sub> + 1	↑	H	L <sup>(5)</sup>	H	D <sub>I/O</sub> (p+1)	Counter Enabled—Internal Address generation

5623 tbl 03

NOTES:

- "H" = V<sub>IH</sub>, "L" = V<sub>IL</sub>, "X" = Don't Care.
- Read and write operations are controlled by the appropriate setting of R/ $\overline{W}$ ,  $\overline{CE_0}$ , CE<sub>1</sub>,  $\overline{UB}$ ,  $\overline{LB}$  and  $\overline{OE}$ .
- Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
- $\overline{ADS}$  and  $\overline{REPEAT}$  are independent of all other memory control signals including  $\overline{CE_0}$ , CE<sub>1</sub> and  $\overline{UB}$ ,  $\overline{LB}$ .
- The address counter advances if  $\overline{CNTEN}$  = V<sub>IL</sub> on the rising edge of CLK, regardless of all other memory control signals including  $\overline{CE_0}$ , CE<sub>1</sub>,  $\overline{UB}$ ,  $\overline{LB}$ .
- When  $\overline{REPEAT}$  is asserted, the counter will reset to the last valid address loaded via  $\overline{ADS}$ . This value is not set at power-up: a known location should be loaded via  $\overline{ADS}$  during initialization if desired. Any subsequent  $\overline{ADS}$  access during operations will update the  $\overline{REPEAT}$  address location.

### Recommended Operating Temperature and Supply Voltage<sup>(1)</sup>

Grade	Ambient Temperature	GND	VDD
Commercial	0°C to +70°C	0V	3.3V ± 150mV
Industrial	-40°C to +85°C	0V	3.3V ± 150mV

5623 tbl 04

**NOTES:**

1. This is the parameter TA. This is the "instant on" case temperature.

### Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Rating	Commercial & Industrial	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T <sub>BIAS</sub> <sup>(3)</sup>	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>JN</sub>	Junction Temperature	+150	°C
I <sub>OUT</sub>	DC Output Current	50	mA

5623 tbl 06

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>TERM</sub> must not exceed V<sub>DD</sub> + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>DD</sub> + 150mV.
3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

### Recommended DC Operating Conditions with V<sub>DDQ</sub> at 2.5V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.15	3.3	3.45	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	2.4	2.5	2.6	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address & Control Inputs)	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - I/O <sup>(3)</sup>	1.7	—	V <sub>DDQ</sub> + 100mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.7	V

5623 tbl 05a

**NOTES:**

1. Undershoot of V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns is allowed.
2. V<sub>TERM</sub> must not exceed V<sub>DDQ</sub> + 100mV.
3. To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>IL</sub> (0V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

### Recommended DC Operating Conditions with V<sub>DDQ</sub> at 3.3V

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Core Supply Voltage	3.15	3.3	3.45	V
V <sub>DDQ</sub>	I/O Supply Voltage <sup>(3)</sup>	3.15	3.3	3.45	V
V <sub>SS</sub>	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage (Address & Control Inputs) <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IH</sub>	Input High Voltage - I/O <sup>(3)</sup>	2.0	—	V <sub>DDQ</sub> + 150mV <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.3 <sup>(1)</sup>	—	0.8	V

5623 tbl 05b

**NOTES:**

1. Undershoot of V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns is allowed.
2. V<sub>TERM</sub> must not exceed V<sub>DDQ</sub> + 150mV.
3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to V<sub>IH</sub> (3.3V), and V<sub>DDQ</sub> for that port must be supplied as indicated above.

Capacitance<sup>(1)</sup> ( $T_A = +25^\circ\text{C}$ ,  $F = 1.0\text{MHz}$ )

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	8	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance	V <sub>OUT</sub> = 3dV	10.5	pF

5623 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C<sub>OUT</sub> also references C<sub>IO</sub>.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 3.3\text{V} \pm 150\text{mV}$ )

Symbol	Parameter	Test Conditions	70V3319/99S		Unit
			Min.	Max.	
I <sub>LI</sub>	Input Leakage Current <sup>(1)</sup>	V <sub>DDQ</sub> = Max., V <sub>IN</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
I <sub>LO</sub>	Output Leakage Current <sup>(1)</sup>	$\overline{CE_0} = V_{IH}$ or $CE_1 = V_{IL}$ , V <sub>OUT</sub> = 0V to V <sub>DDQ</sub>	—	10	μA
V <sub>OL</sub> (3.3V)	Output Low Voltage <sup>(2)</sup>	I <sub>OL</sub> = +4mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (3.3V)	Output High Voltage <sup>(2)</sup>	I <sub>OH</sub> = -4mA, V <sub>DDQ</sub> = Min.	2.4	—	V
V <sub>OL</sub> (2.5V)	Output Low Voltage <sup>(2)</sup>	I <sub>OL</sub> = +2mA, V <sub>DDQ</sub> = Min.	—	0.4	V
V <sub>OH</sub> (2.5V)	Output High Voltage <sup>(2)</sup>	I <sub>OH</sub> = -2mA, V <sub>DDQ</sub> = Min.	2.0	—	V

5623 tbl 08

NOTE:

1. At V<sub>DD</sub> ≤ 2.0V leakages are undefined.
2. V<sub>DDQ</sub> is selectable (3.3V/2.5V) via OPT pins. Refer to p.5 for details.



### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3)</sup> ( $V_{DD} = 3.3V \pm 150mV$ )

Symbol	Parameter	Test Condition	Version	70V3319/99S166 Com'l Only		70V3319/99S133 Com'l & Ind		Unit
				Typ. <sup>(4)</sup>	Max.	Typ. <sup>(4)</sup>	Max.	
IDD	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L S	370	500	320	400	mA
			IND S	—	—	320	480	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ , Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L S	125	200	115	160	mA
			IND S	—	—	115	195	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(5)}$ Active Port Outputs Disabled, $f=f_{MAX}^{(1)}$	COM'L S	250	350	220	290	mA
			IND S	—	—	220	350	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports Outputs Disabled $\overline{CE}_L$ and $\overline{CE}_R \geq V_{DDQ} - 0.2V$ , $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(2)}$	COM'L S	15	30	15	30	mA
			IND S	—	—	15	40	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{DDQ} - 0.2V^{(5)}$ $V_{IN} \geq V_{DDQ} - 0.2V$ or $V_{IN} \leq 0.2V$ Active Port, Outputs Disabled, $f = f_{MAX}^{(1)}$	COM'L S	250	350	220	290	mA
			IND S	—	—	220	350	

5623 tbl 09

**NOTES:**

- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of  $1/t_{cvc}$ , using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$  means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{DD} = 3.3V$ ,  $T_A = 25^\circ C$  for Typ, and are not production tested.  $I_{DD} \text{ dc}(f=0) = 120mA$  (Typ).
- $\overline{CE}_X = V_{IL}$  means  $\overline{CE}_{0X} = V_{IL}$  and  $CE_{1X} = V_{IH}$   
 $\overline{CE}_X = V_{IH}$  means  $\overline{CE}_{0X} = V_{IH}$  or  $CE_{1X} = V_{IL}$   
 $\overline{CE}_X \leq 0.2V$  means  $\overline{CE}_{0X} \leq 0.2V$  and  $CE_{1X} \geq V_{DDQ} - 0.2V$   
 $\overline{CE}_X \geq V_{DDQ} - 0.2V$  means  $\overline{CE}_{0X} \geq V_{DDQ} - 0.2V$  or  $CE_{1X} = 0.2V$   
 "X" represents "L" for left port or "R" for right port.

AC Test Conditions (V<sub>DDQ</sub> - 3.3V/2.5V)

Input Pulse Levels (Address & Controls)	GND to 3.0V/GND to 2.4V
Input Pulse Levels (I/Os)	GND to 3.0V/GND to 2.4V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V/1.25V
Output Reference Levels	1.5V/1.25V
Output Load	Figures 1 and 2

5623 tbl 10




Figure 1. AC Output Test load.

5623 drw 03






Figure 2. Output Test Load  
(For t<sub>CKLZ</sub>, t<sub>CKHZ</sub>, t<sub>OLZ</sub>, and t<sub>OHZ</sub>).  
\*Including scope and jig.

5623 drw 04



5623 drw 05

Figure 3. Typical Output Derating (Lumped Capacitive Load).

## AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)<sup>(2,3)</sup> ( $V_{DD} = 3.3V \pm 150mV$ , $T_A = 0^\circ C$ to $+70^\circ C$ )


Symbol	Parameter	70V3319/99S166 Com'l Only		70V3319/99S133 Com'l & Ind		Unit
		Min.	Max.	Min.	Max.	
t <sub>CYC1</sub>	Clock Cycle Time (Flow-Through) <sup>(1)</sup>	20	—	25	—	ns
t <sub>CYC2</sub>	Clock Cycle Time (Pipelined) <sup>(1)</sup>	6	—	7.5	—	ns
t <sub>CH1</sub>	Clock High Time (Flow-Through) <sup>(1)</sup>	6	—	7	—	ns
t <sub>CL1</sub>	Clock Low Time (Flow-Through) <sup>(1)</sup>	6	—	7	—	ns
t <sub>CH2</sub>	Clock High Time (Pipelined) <sup>(2)</sup>	2.1	—	2.6	—	ns
t <sub>CL2</sub>	Clock Low Time (Pipelined) <sup>(1)</sup>	2.1	—	2.6	—	ns
t <sub>SA</sub>	Address Setup Time	1.7	—	1.8	—	ns
t <sub>HA</sub>	Address Hold Time	0.5	—	0.5	—	ns
t <sub>SC</sub>	Chip Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HC</sub>	Chip Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SB</sub>	Byte Enable Setup Time	1.7	—	1.8	—	ns
t <sub>HB</sub>	Byte Enable Hold Time	0.5	—	0.5	—	ns
t <sub>SW</sub>	R/W Setup Time	1.7	—	1.8	—	ns
t <sub>HW</sub>	R/W Hold Time	0.5	—	0.5	—	ns
t <sub>SD</sub>	Input Data Setup Time	1.7	—	1.8	—	ns
t <sub>HD</sub>	Input Data Hold Time	0.5	—	0.5	—	ns
t <sub>SAD</sub>	$\overline{ADS}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HAD</sub>	$\overline{ADS}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SCN</sub>	$\overline{CNTEN}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HCN</sub>	$\overline{CNTEN}$ Hold Time	0.5	—	0.5	—	ns
t <sub>SRPT</sub>	$\overline{REPEAT}$ Setup Time	1.7	—	1.8	—	ns
t <sub>HRPT</sub>	$\overline{REPEAT}$ Hold Time	0.5	—	0.5	—	ns
t <sub>OE</sub>	Output Enable to Data Valid	—	4.0	—	4.2	ns
t <sub>OLZ</sub>	Output Enable to Output Low-Z	1	—	1	—	ns
t <sub>OHZ</sub>	Output Enable to Output High-Z	1	3.6	1	4.2	ns
t <sub>CD1</sub>	Clock to Data Valid (Flow-Through) <sup>(1)</sup>	—	12	—	15	ns
t <sub>CD2</sub>	Clock to Data Valid (Pipelined) <sup>(1)</sup>	—	3.6	—	4.2	ns
t <sub>DC</sub>	Data Output Hold After Clock High	1	—	1	—	ns
t <sub>CKHZ</sub>	Clock High to Output High-Z	1	3	1	3	ns
t <sub>CKLZ</sub>	Clock High to Output Low-Z	1	—	1	—	ns
<b>Port-to-Port Delay</b>						
t <sub>CO</sub>	Clock-to-Clock Offset	5	—	6	—	ns

5623 tbl 11

**NOTES:**


- The Pipelined output parameters (t<sub>CD2</sub>, t<sub>CD2</sub>) apply to either or both left and right ports when  $\overline{FT}/PIPE_x = V_{IH}$ . Flow-through parameters (t<sub>CD1</sub>, t<sub>CD1</sub>) apply when  $\overline{FT}/PIPE_x = V_{IL}$  for that port.
- All input signals are synchronous with respect to the clock except for the asynchronous Output Enable ( $\overline{OE}$ ) and  $\overline{FT}/PIPE$ .  $\overline{FT}/PIPE$  should be treated as a DC signal, i.e. steady state during operation.
- These values are valid for either level of  $V_{DD0}$  (3.3V/2.5V). See page 5 for details on selecting the desired operating voltage levels for each port.

### Timing Waveform of Read Cycle for Pipelined Operation ( $\overline{FT}/PIPE'X' = V_{IH}$ )<sup>(2)</sup>



5623 drw 06

### Timing Waveform of Read Cycle for Flow-through Output ( $\overline{FT}/PIPE'X' = V_{IL}$ )<sup>(2,6)</sup>




5623 drw 07

**NOTES:**


- $\overline{OE}$  is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- $\overline{ADS} = V_{IL}$ ,  $\overline{CNTEN}$  and  $\overline{REPEAT} = V_{IH}$ .
- The output is disabled (High-Impedance state) by  $\overline{CE}0 = V_{IH}$ ,  $CE1 = V_{IL}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IH}$  following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- If  $\overline{UB}$ ,  $\overline{LB}$  was HIGH, then the appropriate Byte of  $DATAout$  for  $Q_n + 2$  would be disabled (High-Impedance state).
- "x" denotes Left or Right port. The diagram is with respect to that port.

### Timing Waveform of a Multi-Device Pipelined Read<sup>(1,2)</sup>



5623 drw 08

### Timing Waveform of a Multi-Device Flow-Through Read<sup>(1,2)</sup>




5623 drw 09

**NOTES:**

1. B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V3319/99 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. UB, LB, OE, and ADS = VIH; CE1(B1), CE1(B2), R/W, CNTEN, and REPEAT = VIH.


### Timing Waveform of Left Port Write to Pipelined Right Port Read<sup>(1,2,4)</sup>



**NOTES:**

1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for Port "B", which is being read from.  $\overline{OE} = V_{IH}$  for Port "A", which is being written to.
3. If  $t_{CO} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{CO} + 2 t_{CYC2} + t_{CD2}$ ). If  $t_{CO} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be  $t_{CO} + t_{CYC2} + t_{CD2}$ ).
4. All timing is the same for Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A"

### Timing Waveform with Port-to-Port Flow-Through Read<sup>(1,2,4)</sup>




**NOTES:**

1.  $\overline{CE_0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $CE_1$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
2.  $\overline{OE} = V_{IL}$  for the Right Port, which is being read from.  $\overline{OE} = V_{IH}$  for the Left Port, which is being written to.
3. If  $t_{CO} \leq$  minimum specified, then data from Port "B" read is not valid until following Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{CO} + t_{CYC} + t_{CD1}$ ). If  $t_{CO} >$  minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be  $t_{CO} + t_{CD1}$ ).
4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read

( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE1}$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ . "NOP" is "No Operation".
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.

5623 drw 12

Timing Waveform of Pipelined Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE1}$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.


5623 drw 13

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE} = V_{IL}$ )<sup>(2)</sup>



6523 drw 14

Timing Waveform of Flow-Through Read-to-Write-to-Read ( $\overline{OE}$  Controlled)<sup>(2)</sup>




5623 drw 15

NOTES:


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
2.  $\overline{CE0}$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $\overline{ADS} = V_{IL}$ ;  $\overline{CE1}$ ,  $\overline{CNTEN}$ , and  $\overline{REPEAT} = V_{IH}$ .
3. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be rewritten to guarantee data integrity.



Timing Waveform of Pipelined Read with Address Counter Advance<sup>(1)</sup>




Timing Waveform of Flow-Through Read with Address Counter Advance<sup>(1)</sup>



NOTES:


1.  $\overline{CE0}$ ,  $\overline{OE}$ ,  $\overline{UB}$ ,  $\overline{LB}$  =  $V_{IL}$ ;  $\overline{CE1}$ ,  $R/\overline{W}$ , and  $\overline{REPEAT}$  =  $V_{IH}$ .
2. If there is no address change via  $\overline{ADS} = V_{IL}$  (loading a new address) or  $\overline{CNTEN} = V_{IL}$  (advancing the address), i.e.  $\overline{ADS} = V_{IH}$  and  $\overline{CNTEN} = V_{IH}$ , then the data output remains constant for subsequent clocks.

### Timing Waveform of Write with Address Counter Advance (Flow-through or Pipelined Inputs)<sup>(1)</sup>



5623 drw 18

### Timing Waveform of Counter Repeat<sup>(2)</sup>



5623 drw 19

**NOTES:**

1.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$ , and  $R/\overline{W}$  =  $V_{IL}$ ;  $CE_1$  and  $\overline{REPEAT}$  =  $V_{IH}$ .
2.  $\overline{CE}_0$ ,  $\overline{UB}$ ,  $\overline{LB}$  =  $V_{IL}$ ;  $CE_1$  =  $V_{IH}$ .
3. The "Internal Address" is equal to the "External Address" when  $\overline{ADS} = V_{IL}$  and equals the counter output when  $\overline{ADS} = V_{IH}$ .
4. Addresses do not have to be accessed sequentially since  $\overline{ADS} = V_{IL}$  constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during  $\overline{REPEAT}$  operation. A READ or WRITE cycle may be coincidental with the counter  $\overline{REPEAT}$  cycle: Address loaded by last valid  $\overline{ADS}$  load will be accessed. Extra cycles are shown here simply for clarification. For more information on  $\overline{REPEAT}$  function refer to Truth Table II.
7.  $\overline{CNTEN} = V_{IL}$  advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

## Functional Description

The IDT70V3319/99 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on  $\overline{CE_0}$  or a LOW on  $CE_1$  for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V3319/99s for depth expansion configurations. Two cycles are required with  $\overline{CE_0}$  LOW and  $CE_1$  HIGH to reactivate the outputs.

## Depth and Width Expansion

The IDT70V3319/99 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V3319/99 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.




Figure 4. Depth and Width Expansion with IDT70V3319/99

**NOTE:**

1. A17 is for IDT70V3319, A16 is for IDT70V3399.

### JTAG Timing Specifications




Figure 5. Standard JTAG Timing

**NOTES:**

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

### JTAG AC Electrical Characteristics<sup>(1,2,3,4)</sup>

Symbol	Parameter	70V3319/99		
		Min.	Max.	Units
t <sub>JCYC</sub>	JTAG Clock Input Period	100	—	ns
t <sub>JCH</sub>	JTAG Clock HIGH	40	—	ns
t <sub>JCL</sub>	JTAG Clock Low	40	—	ns
t <sub>JR</sub>	JTAG Clock Rise Time	—	3 <sup>(1)</sup>	ns
t <sub>JF</sub>	JTAG Clock Fall Time	—	3 <sup>(1)</sup>	ns
t <sub>JRST</sub>	JTAG Reset	50	—	ns
t <sub>JRSR</sub>	JTAG Reset Recovery	50	—	ns
t <sub>JCD</sub>	JTAG Data Output	—	25	ns
t <sub>JDC</sub>	JTAG Data Output Hold	0	—	ns
t <sub>JS</sub>	JTAG Setup	15	—	ns
t <sub>JH</sub>	JTAG Hold	15	—	ns

5623 tbl 12

**NOTES:**

1. Guaranteed by design.
2. 30pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x0314 <sup>(1)</sup>	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5623 tbl 13

**NOTE:**

1. Device ID for IDT70V3399 is 0x0315.

## Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5623 tbl 14

## System Interface Parameters


Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs <sup>(1)</sup> . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0011	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs <sup>(2)</sup> to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.

5623 tbl 15

**NOTES:**

1. Device outputs = All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and  $\overline{\text{TRST}}$ .
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website ([www.idt.com](http://www.idt.com)), or by contacting your local IDT sales representative.

Ordering Information



NOTES:

- Contact your local sales office for industrial temp. range for other speeds, packages and powers.  
LEAD FINISH (SnPb) parts are Obsolete excluding BGA & fpBGA. Product Discontinuation Notice - PDN# SP-17-02  
Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Orderable Part Information

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V3319S133BC	BC256	CABGA	C
	70V3319S133BC8	BC256	CABGA	C
	70V3319S133BCGI	BCG256	CABGA	I
	70V3319S133BCI	BC256	CABGA	I
	70V3319S133BCI8	BC256	CABGA	I
	70V3319S133BF	BF208	CABGA	C
	70V3319S133BF8	BF208	CABGA	C
	70V3319S133BFI	BF208	CABGA	I
	70V3319S133BFI8	BF208	CABGA	I
	70V3319S133PRFGI	PKG128	TQFP	I
	70V3319S133PRFGI8	PKG128	TQFP	I
	166	70V3319S166BC	BC256	CABGA
70V3319S166BC8		BC256	CABGA	C
70V3319S166BCG		BCG256	CABGA	C
70V3319S166BF		BF208	CABGA	C
70V3319S166BF8		BF208	CABGA	C
70V3319S166BFG		BFG208	CABGA	C
70V3319S166BFG8		BFG208	CABGA	C
70V3319S166PRFG		PKG128	TQFP	C
70V3319S166PRFG8		PKG128	TQFP	C

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade	
133	70V3399S133BC	BC256	CABGA	C	
	70V3399S133BC8	BC256	CABGA	C	
	70V3399S133BCI	BC256	CABGA	I	
	70V3399S133BCI8	BC256	CABGA	I	
	70V3399S133BF	BF208	CABGA	C	
	70V3399S133BF8	BF208	CABGA	C	
	70V3399S133BFI	BF208	CABGA	I	
	70V3399S133BFI8	BF208	CABGA	I	
	166	70V3399S166BC	BC256	CABGA	C
		70V3399S166BC8	BC256	CABGA	C
70V3399S166BF		BF208	CABGA	C	
70V3399S166BF8		BF208	CABGA	C	
70V3399S166BFG		BFG208	CABGA	C	
70V3399S166BFG8		BFG208	CABGA	C	

## Datasheet Document History:

06/02/00:	Initial Public Offering
07/12/00:	Page 1 Added mux to functional block diagram
06/20/01:	Page 1 Added JTAG information for TQFP package Page 4 Corrected TQFP package size
07/30/01:	Page 1 Added PL/F $\overline{T}$ option Page 20 Changed maximum value for JTAG AC Electrical Characteristics for $t_{CD}$ from 20ns to 25ns Page 9 Added Industrial Temperature DC Parameters
11/20/01:	Page 2, 3 & 4 Added date revision for pin configurations Page 11 Changed $t_{OE}$ value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05 Page 1 & 22 Replaced $\text{TM}$ logo with $\text{®}$ logo Page 10 Changed AC Test Conditions Input Rise/Fall Times
08/06/02:	Consolidated multiple devices into one datasheet Page 1 & 5 Added DCD capability for Pipelined Outputs Page 7 Clarified $T_{BIAS}$ and added $T_{JN}$ Page 9 Changed DC Electrical Parameters Page 11 Removed Clock Rise & Fall Time from AC Electrical Characteristics Table Removed Preliminary status
05/19/03:	Page 11 Added Byte Enable Setup Time & Byte Enable Hold Time to AC Electrical Characteristics Table Page 22 Added IDT Clock Solution Table
02/08/06:	Page 1 Added green availability to features Page 6 Changed footnote 2 for Truth Table I from $\overline{ADS}, \overline{CNTEN}, \overline{REPEAT} = V_{IH}$ to $\overline{ADS}, \overline{CNTEN}, \overline{REPEAT} = X$ Page 22 Added green indicator to ordering information
07/25/08:	Page 9 Corrected a typo in the DC Chars table
01/19/09:	Page 22 Removed "IDT" from orderable part number
10/03/14:	Page 22 Added Tape & Reel to the Ordering Information
06/20/18:	Product Discontinuation Notice - PDN# SP-17-02 Last time buy expires June 15, 2018
09/12/19:	Page 2, 3 & 4 Updated package codes Page 22 Added Orderable Part Information table and removed IDT Clock Solution table
11/04/19:	Page 22 Corrected "ns" to "MHz" in the header of the Orderable Part Information tables

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.