Dear customer

LAPIS Semiconductor Co., Ltd. ("LAPIS Semiconductor"), on the $1^{\text {st }}$ day of October, 2020, implemented the incorporation-type company split (shinsetsu-bunkatsu) in which LAPIS established a new company, LAPIS Technology Co., Ltd. ("LAPIS
Technology") and LAPIS Technology succeeded LAPIS Semiconductor's LSI business.

Therefore, all references to "LAPIS Semiconductor Co., Ltd.", "LAPIS Semiconductor" and/or "LAPIS" in this document shall be replaced with "LAPIS Technology Co., Ltd."

Furthermore, there are no changes to the documents relating to our products other than the company name, the company trademark, logo, etc.

Thank you for your understanding.

## ML610Q428/ML610Q429

8-bit Microcontroller with a Built-in LCD driver

## GENERAL DESCRIPTION

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I2C bus interface (master), melody driver, battery level detect circuit, RC oscillation type A/D converter, and LCD driver, are incorporated around 8-bit CPU nX-U8/100.
The CPU nX-U8/100 is capable of efficient instruction execution in 1-instruction 1-clock mode by 3-stage pipe line architecture parallel procesing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) equivalent to mask ROM and is most suitable for battery-driven applications.
The on-chip debug function that is installed enables program debugging and programming.

## FEATURES

- CPU
- 8-bit RISC CPU (CPU name: nX-U8/100)
- Instruction system: 16-bit instructions
- Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
- On-Chip debug function
- Minimum instruction execution time
$30.5 \mu \mathrm{~s}$ (@32.768 kHz system clock)
$0.244 \mu \mathrm{~s}$ (@4.096 MHz system clock)
- Internal memory
- Internal 48KByte Flash ROM ( $24 \mathrm{~K} \times 16$ bits) (including unusable 1KByte TEST area)
- Internal 3KByte Data RAM ( $3072 \times 8$ bits), 1KByte Display Allocation RAM (1024 x 8bit)
- Internal 192-byte RAM for display
- Interrupt controller
- 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
- 27 maskable interrupt sources (Internal sources: 19, External sources: 8)
- Time base counter
- Low-speed time base counter $\times 1$ channel

Frequency compensation (Compensation range: Approx. -488 ppm to $+488 p p m$. Compensation accuracy: Approx. 0.48 ppm )

- High-speed time base counter $\times 1$ channel
- Watchdog timer
- Non-maskable interrupt and reset
- Free running
- Overflow period: 4 types selectable ( $125 \mathrm{~ms}, 500 \mathrm{~ms}, 2 \mathrm{~s}$, and 8 s )
- Timers
- 8 bits $\times 2$ channels (16-bit configuration available)
- 1 kHz timer
- $10 \mathrm{~Hz} / 1 \mathrm{~Hz}$ interrupt function
- PWM
- Resolution 16 bits $\times 3$ channel
- Synchronous serial port
- Master/slave selectable
- LSB first/MSB first selectable
- 8-bit length/16-bit length selectable
- Timer interrupt is used as a serial clock and selection is possible
- UART
- TXD/RXD $\times 1$ channel
- Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
- Positive logic/negative logic selectable
- Built-in baud rate generator
- $\mathrm{I}^{2} \mathrm{C}$ bus interface
- Master function only
- Fast mode (400 kbps@4MHz), standard mode (100 kbps@4MHz, 50kbps@500kHz)
- Melody driver
- Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz )
- Tone length: 63 types
- Tempo: 15 types
- Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
- RC oscillation type A/D converter
- 24-bit counter
- Time division $\times 2$ channels
- Successive approximation type A/D converter
- 12-bit A/D converter
- Input $\times 2$ channels
- General-purpose ports
- Non-maskable interrupt input port $\times 1$ channel
- Input-only port $\times 10$ channels (including secondary functions)
- Output-only port $\times 3$ channels (including secondary functions)
- Input/output port

ML610Q428: 14 channels (including secondary functions)
ML610Q429: 20 channels (including secondary functions)

- LCD driver
- Dot matrix can be supported.

ML610Q428: 1392 dots max. ( 58 seg $\times 24$ com), $1 / 1$ to $1 / 24$ duty
ML610Q429: 512 dots max. ( $64 \mathrm{seg} \times 8$ com) , $1 / 1$ to $1 / 8$ duty
$-1 / 3$ or $1 / 4$ bias (built-in bias generation circuit)

- Frame frequency selecable (approx. $32 \mathrm{~Hz}, 64 \mathrm{~Hz}, 73 \mathrm{~Hz}, 85 \mathrm{~Hz}$, and 102 Hz )
- Bias voltage multiplying clock selectable (8 types)
- Contrast adjustment (1/3 bias: 32 steps, $1 / 4$ bias: 20 steps)
- LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
- Programmable display allocation function (available only when $1 / 1 \sim 1 / 8$ duty is selected)
- Reset
- Reset through the RESET_N pin
- Power-on reset generation when powered on
- Reset when oscillation stop of the low-speed clock is detected
- Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function
- Judgment voltages: One of 16 levels
- Judgment accuracy: $\pm 2 \%$ (Typ.)
- Clock
- Low-speed clock: (This LSI can not guarantee the operation withoug low-speed clock) Crystal oscillation ( 32.768 kHz )
- High-speed clock: Built-in RC oscillation (2M/500kHz) Built-in PLL oscillation (8.192 MHz $\pm 2.5 \%$ ), crystal/ceramic oscillation ( 4.096 MHz ), external clock
- Selection of high-speed clock mode by software:

Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock

- Power management
- HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
- STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of high-speed system clock can be changed by software ( $1 / 1,1 / 2,1 / 4$, or $1 / 8$ of the oscillation clock)
- Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.
- Guaranteed operating range
- Operating temperature: $-20^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Operating voltage: $\mathrm{V}_{\mathrm{DD}}=1.1 \mathrm{~V}$ to 3.6 V
- Product name - Supported Function

The lien up to the ML610Q428and ML610Q429 is beiow.

| - Chip (Die) - | ROM type | Operating <br> temperature | Product availability |
| :---: | :---: | :---: | :---: |
| ML610Q428-xxxWA | Flash ROM | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Yes |
| ML610Q429-xxxWA | Flash ROM | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Yes |


| -128-pin plastic <br> TQFP - | ROM type | Operating <br> temperature | Product availability |
| :---: | :---: | :---: | :---: |
| ML610Q428-xxxTB | Flash ROM | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Yes |
| ML610Q429-xxxTB | Flash ROM | $-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Yes |

xxx: ROM code number (xxx of the blank product is NNN)
Q:Flash ROM version
WA: Chip
TB: TQFP

## BLOCK DIAGRAM <br> ML610Q428 Block Diagram

Figure 1 show the block diagram of the ML610Q428.
"*" indicates the secondary function of each port.


Figure 1 ML610Q428 Block Diagram

## ML610Q429 Block Diagram

Figure 2 show the block diagram of the ML610Q429.
"*" indicates the secondary function of each port.


Figure 2 ML610Q429 Block Diagram

## PIN CONFIGURATION

## ML610Q428 TQFP128 Pin Layout


(NC): No Connection

Figure 3 ML610Q428 TQFP128 Pin Configuration

## ML610Q429 TQFP128 Pin Layout


(NC): No Connection

Figure 4 ML610Q429 TQFP128 Pin Configuration

## ML610Q428 Chip Dimension



Figure 5 ML610Q428 Chip Dimension
Note:
Figure 5 is an image figure of the order of PAD, and it differs from an actual image. Refer to the PAD coordinate for detailed arrangement.
A chip angle can be checked by the distinguishing mark of three figures.

## ML610Q429 Chip Dimension



Figure 6 ML610Q429 Chip Dimension
Note:
Figure 6 is an image figure of the order of PAD, and it differs from an actual image. Refer to the PAD coordinate for detailed arrangement.
A chip angle can be checked by the distinguishing mark of three figures.

## PIN LIST

| PAD No. |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q429 | Q428 | Pin name | I/O | Function | Pin name | I/O | Function | Pin name | I/O | Function |
| 8,114 | 8,114 | Vss | - | Negative power supply pin | - | - | - | - | - | - |
| 11,112 | 11,112 | $V_{\text {DD }}$ | - | Positive power supply pin | - | - | - | - | - | - |
| 113 | 113 | $V_{\text {DDL }}$ | - | Power supply pin for internal logic (internally generated) | - | - | - | - | - | - |
| 115 | 115 | $V_{\text {DDX }}$ | - | Power supply pin for low-speed oscillation (internally generated) | - | - | - | - | - | - |
| 99 | 99 | $V_{\text {PP }}$ | - | Power supply pin for Flash ROM | - | - | - | - | - | - |
| 120 | 120 | $\mathrm{V}_{\mathrm{L} 1}$ | - | Power supply pin for LCD bias (internally generated) | - | - | - | - | - | - |
| 121 | 121 | $\mathrm{V}_{\mathrm{L} 2}$ | - | Power supply pin for LCD bias (internally generated) | - | - | - | - | - | - |
| 122 | 122 | $\mathrm{V}_{\text {L3 }}$ | - | Power supply pin for LCD bias (internally generated) | - | - | - | - | - | - |
| 123 | 123 | $\mathrm{V}_{\mathrm{L} 4}$ | - | Power supply pin for LCD bias (internally generated) | - | - | - | - | - | - |
| 124 | 124 | C1 | - | Capacitor connection pin for LCD bias generation | - | - | - | - | - | - |
| 125 | 125 | C2 | - | Capacitor connection pin for LCD bias generation | - | - | - | - | - | - |
| 1 | 1 | C3 | - | Capacitor connection pin for LCD bias generation | - | - | - | - | - | - |
| 2 | 2 | C4 | - | Capacitor connection pin for LCD bias generation | - | - | - | - | - | - |
| 111 | 111 | TEST | I/O | Input/output pin for testing | - | - | - | - | - | - |
| 100 | 100 | RESET_N | 1 | Reset input pin | - | - | - | - | - | - |
| 116 | 116 | XTO | 1 | Low-speed clock oscillation pin | - | - | - | - | - | - |
| 117 | 117 | XT1 | O | Low-speed clock oscillation pin | - | - | - | - | - | - |
| 7 | 7 | NMI | I | Non-maskable interrupt pin | - | - | - | - | - | - |
| 3 | 3 | P00/EXIO | 1 | Input port, External interrupt 0 input | - | - | - | - | - | - |
| 4 | 4 | P01/EXI1 | 1 | Input port, External interrupt 1 input | - | - | - | - | - | - |
| 5 | 5 | $\begin{aligned} & \text { P02/EXI2 } \\ & \text { /RXD0 } \\ & \text { /P2CK } \end{aligned}$ | 1 | Input port, External interrupt 2, UARTO receive, PWM2 external clock input | - | - | - | - | - | - |
| 6 | 6 | P03/EXI3 | 1 | Input port, External interrupt 3 | - | - | - | - | - | - |
| 90 | - | P04/EXI4 | I/O | Input port, External interrupt 4 | - | - | - | - | - | - |
| 91 | - | P05/EXI5 | I/O | Input port, External interrupt 5 | - | - | - | - | - | - |
| 92 | - | P06/EXI6 | I/O | Input port, External interrupt 6 | - | - | - | - | - | - |
| 93 | - | P07/EXI7 | I/O | Input port, External | - | - | - | - | - | - |


| PAD No. |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q429 | Q428 | Pin name | I/O | Function | Pin name | I/O | Function | Pin name | I/O | Function |
|  |  |  |  | interrupt 7 |  |  |  |  |  |  |
| 9 | 9 | P10 | 1 | Input port | OSC0 | 1 | High-speed oscillation | - | - | - |
| 10 | 10 | P11 | 1 | Input port | OSC1 | O | High-speed oscillation | - | - | - |
| 94 | 94 | P20/LED0 | 0 | Output port | LSCLK | 0 | Low-speed clock output | PWM2 | 0 | PWM2 output |
| 95 | 95 | P21/LED1 | 0 | Output port | OUTCLK | 0 | High-speed clock output | - | - | - |
| 96 | 96 | P22/LED2 | $\bigcirc$ | Output port | MD0 | $\bigcirc$ | Melody output | - | - | - |
| 105 | 105 | P30 | 1/O | Input/output port | INO | I | RC type ADC0 oscillation input pin | PWM2 | O | PWM2 output |
| 106 | 106 | P31 | 1/O | Input/output port | CSO | 0 | RC type ADC0 reference capacitor connection pin | - | - | - |
| 108 | 108 | P32 | 1/O | Input/output port | RSO | 0 | RC type ADC0 reference resistor connection pin | - | - | - |
| 109 | 109 | P33 | 1/O | Input/output port | RT0 | 0 | RC type ADC0 resistor sensor connection pin | - | - | - |
| 107 | 107 | P34 | 1/O | Input/output port | RCTO | 0 | RC type ADC0 resistor/capacitor sensor connection pin | PWMO | O | PWM0 output |
| 110 | 110 | P35 | I/O | Input/output port | RCM | O | RC type ADC oscillation monitor | PWM1 | O | PWM1 output |
| 97 | 97 | P40 | 1/0 | Input/output port | SDA | 1/0 | $I^{2} \mathrm{C}$ data input/output | SINO | 1 | SSIO data input |
| 98 | 98 | P41 | 1/0 | Input/output port | SCL | 1/0 | $1^{2} \mathrm{C}$ clock input/output | SCK0 | I/O | SSIO synchronous clock |
| 118 | 118 | P42 | 1/0 | Input/output port | RXD0 | 1 | UART data input | SOUT0 | 0 | SSIO data output |
| 119 | 119 | P43 | 1/0 | Input/output port | TXD0 | 0 | UART data output | PWM0 | 0 | PWM0 output |
| 101 | 101 | $\begin{aligned} & \text { P44/T02P } \\ & \text { OCK } \end{aligned}$ | 1/O | Input/output port, Timer 0/Timer 2/PWM0 external clock input | IN1 | 1 | RC type ADC1 oscillation input pin | SINO | 1 | SSIOO data input |
| 102 | 102 | $\begin{gathered} \text { P45/T13P } \\ 1 \mathrm{CK} \end{gathered}$ | 1/O | Input/output port, Timer 1/Timer 3/PWM1 external clock input | CS1 | 0 | RC type ADC1 reference capacitor connection pin | SCKO | I/O | SSIOO synchronous clock |
| 103 | 103 | P46/T46P 2 CK | I/O | Input/output port, PWM2 external clock input | RS1 | 0 | RC type ADC1 reference resistor connection pin | SOUTO | O | SSIOO data output |
| 104 | 1004 | P47 | I/O | Input/output port | RT1 | 0 | RC type ADC1 resistor sensor connection pin | PWM1 | 0 | PWM1 output |
| 84 | - | PAO | 1/0 | Input/output port | - | - | - | - | - | - |
| 85 | - | PA1 | 1/0 | Input/output port | - | - | - | - | - | - |
| 86 | - | PA2 | 1/0 | Input/output port | - | - | - | - | - | - |
| 87 | - | PA3 | 1/0 | Input/output port | - | - | - | - | - | - |
| 88 | - | PA4 | 1/0 | Input/output port | - | - | - | - | - | - |
| 89 | - | PA5 | 1/0 | Input/output port | - | - | - | - | - | - |
| 12 | 12 | Сом0 | $\bigcirc$ | LCD common pin | - | - | - | - | - | - |
| 13 | 13 | COM1 | 0 | LCD common pin | - | - | - | - | - | - |
| 14 | 14 | COM2 | 0 | LCD common pin | - | - | - | - | - | - |
| 15 | 15 | Сом3 | O | LCD common pin | - | - | - | - | - | - |
| 16 | 16 | COM4 | 0 | LCD common pin | - | - | - | - | - | - |
| 17 | 17 | COM5 | 0 | LCD common pin | - | - | - | - | - | - |
| 18 | 18 | COM6 | 0 | LCD common pin | - | - | - | - | - | - |
| 19 | 19 | COM7 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 78 | COM8 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 79 | Сом9 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 80 | COM10 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 81 | COM11 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 82 | COM12 | O | LCD common pin | - | - | - | - | - | - |
| - | 83 | COM13 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 84 | COM14 | 0 | LCD common pin | - | - | - | - | - | - |
| - | 85 | COM15 | 0 | LCD common pin | - | - | - | - | - | - |


| PAD No. |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q429 | Q428 | Pin name | I/O | Function | Pin name | I/O | Function | Pin name | I/O | Function |
| - | 86 | COM16 | O | LCD common pin | - | - | - | - | - | - |
| - | 87 | COM17 | O | LCD common pin | - | - | - | - | - | - |
| - | 88 | COM18 | O | LCD common pin | - | - | - | - | - | - |
| - | 89 | COM19 | O | LCD common pin | - | - | - | - | - | - |
| - | 90 | COM20 | O | LCD common pin | - | - | - | - | - | - |
| - | 91 | COM21 | O | LCD common pin | - | - | - | - | - | - |
| - | 92 | COM22 | O | LCD common pin | - | - | - | - | - | - |
| - | 93 | COM23 | O | LCD common pin | - | - | - | - | - | - |
| 20 | 20 | SEG0 | O | LCD segment pin | - | - | - | - | - | - |
| 21 | 21 | SEG1 | O | LCD segment pin | - | - | - | - | - | - |
| 22 | 22 | SEG2 | $\bigcirc$ | LCD segment pin | - | - | - | - | - | - |
| 23 | 23 | SEG3 | 0 | LCD segment pin | - | - | - | - | - | - |
| 24 | 24 | SEG4 | 0 | LCD segment pin | - | - | - | - | - | - |
| 25 | 25 | SEG5 | O | LCD segment pin | - | - | - | - | - | - |
| 26 | 26 | SEG6 | O | LCD segment pin | - | - | - | - | - | - |
| 27 | 27 | SEG7 | O | LCD segment pin | - | - | - | - | - | - |
| 28 | 28 | SEG8 | 0 | LCD segment pin | - | - | - | - | - | - |
| 29 | 29 | SEG9 | O | LCD segment pin | - | - | - | - | - | - |
| 30 | 30 | SEG10 | O | LCD segment pin | - | - | - | - | - | - |
| 31 | 31 | SEG11 | O | LCD segment pin | - | - | - | - | - | - |
| 32 | 32 | SEG12 | O | LCD segment pin | - | - | - | - | - | - |
| 33 | 33 | SEG13 | O | LCD segment pin | - | - | - | - | - | - |
| 34 | 34 | SEG14 | 0 | LCD segment pin | - | - | - | - | - | - |
| 35 | 35 | SEG15 | O | LCD segment pin | - | - | - | - | - | - |
| 36 | 36 | SEG16 | 0 | LCD segment pin | - | - | - | - | - | - |
| 37 | 37 | SEG17 | O | LCD segment pin | - | - | - | - | - | - |
| 38 | 38 | SEG18 | O | LCD segment pin | - | - | - | - | - | - |
| 39 | 39 | SEG19 | O | LCD segment pin | - | - | - | - | - | - |
| 40 | 40 | SEG20 | O | LCD segment pin | - | - | - | - | - | - |
| 41 | 41 | SEG21 | O | LCD segment pin | - | - | - | - | - | - |
| 42 | 42 | SEG22 | O | LCD segment pin | - | - | - | - | - | - |
| 43 | 43 | SEG23 | O | LCD segment pin | - | - | - | - | - | - |
| 44 | 44 | SEG24 | O | LCD segment pin | - | - | - | - | - | - |
| 45 | 45 | SEG25 | O | LCD segment pin | - | - | - | - | - | - |
| 46 | 46 | SEG26 | 0 | LCD segment pin | - | - | - | - | - | - |
| 47 | 47 | SEG27 | O | LCD segment pin | - | - | - | - | - | - |
| 48 | 48 | SEG28 | O | LCD segment pin | - | - | - | - | - | - |
| 49 | 49 | SEG29 | O | LCD segment pin | - | - | - | - | - | - |
| 50 | 50 | SEG30 | O | LCD segment pin | - | - | - | - | - | - |
| 51 | 51 | SEG31 | O | LCD segment pin | - | - | - | - | - | - |
| 52 | 52 | SEG32 | O | LCD segment pin | - | - | - | - | - | - |
| 53 | 53 | SEG33 | O | LCD segment pin | - | - | - | - | - | - |
| 54 | 54 | SEG34 | 0 | LCD segment pin | - | - | - | - | - | - |
| 55 | 55 | SEG35 | 0 | LCD segment pin | - | - | - | - | - | - |
| 56 | 56 | SEG36 | 0 | LCD segment pin | - | - | - | - | - | - |
| 57 | 57 | SEG37 | 0 | LCD segment pin | - | - | - | - | - | - |
| 58 | 58 | SEG38 | 0 | LCD segment pin | - | - | - | - | - | - |
| 59 | 59 | SEG39 | 0 | LCD segment pin | - | - | - | - | - | - |
| 60 | 60 | SEG40 | 0 | LCD segment pin | - | - | - | - | - | - |
| 61 | 61 | SEG41 | O | LCD segment pin | - | - | - | - | - | - |
| 62 | 62 | SEG42 | O | LCD segment pin | - | - | - | - | - | - |
| 63 | 63 | SEG43 | O | LCD segment pin | - | - | - | - | - | - |
| 64 | 64 | SEG44 | O | LCD segment pin | - | - | - | - | - | - |


| PAD No. |  | Primary function |  |  | Secondary function |  |  | Tertiary function |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Q429 | Q428 | Pin name | I/O | Function | Pin name | I/O | Function | Pin name | I/O | Function |
| 65 | 65 | SEG45 | O | LCD segment pin | - | - | - | - | - | - |
| 66 | 66 | SEG46 | 0 | LCD segment pin | - | - | - | - | - | - |
| 67 | 67 | SEG47 | O | LCD segment pin | - | - | - | - | - | - |
| 68 | 68 | SEG48 | O | LCD segment pin | - | - | - | - | - | - |
| 69 | 69 | SEG49 | 0 | LCD segment pin | - | - | - | - | - | - |
| 70 | 70 | SEG50 | O | LCD segment pin | - | - | - | - | - | - |
| 71 | 71 | SEG51 | O | LCD segment pin | - | - | - | - | - | - |
| 72 | 72 | SEG52 | O | LCD segment pin | - | - | - | - | - | - |
| 73 | 73 | SEG53 | O | LCD segment pin | - | - | - | - | - | - |
| 74 | 74 | SEG54 | 0 | LCD segment pin | - | - | - | - | - | - |
| 75 | 75 | SEG55 | O | LCD segment pin | - | - | - | - | - | - |
| 76 | 76 | SEG56 | O | LCD segment pin | - | - | - | - | - | - |
| 77 | 77 | SEG57 | O | LCD segment pin | - | - | - | - | - | - |
| 78 | - | SEG58 | O | LCD segment pin | - | - | - | - | - | - |
| 79 | - | SEG59 | O | LCD segment pin | - | - | - | - | - | - |
| 80 | - | SEG60 | 0 | LCD segment pin | - | - | - | - | - | - |
| 81 | - | SEG61 | O | LCD segment pin | - | - | - | - | - | - |
| 82 | - | SEG62 | O | LCD segment pin | - | - | - | - | - | - |
| 83 | - | SEG63 | O | LCD segment pin | - | - | - | - | - | - |

## PIN DESCRIPTION

| Pin name | I/O | Description | $\begin{array}{c\|} \hline \text { Primary/ } \\ \text { Secondary/ } \\ \text { Tertiary } \\ \hline \end{array}$ | Logic |
| :---: | :---: | :---: | :---: | :---: |
| System |  |  |  |  |
| RESET_N | 1 | Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a " H " level subsequently, program execution starts. A pull-up resistor is internally connected. | - | Negative |
| XT0 | 1 | Crystal connection pin for low-speed clock. A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and $\mathrm{V}_{\mathrm{ss}}$ as required. | - | - |
| XT1 | 0 |  | - | - |
| OSC0 | 1 | Crystal/ceramic connection pin for high-speed clock. A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors CDH and CGH (see measuring circuit 1) are connected across this pin and $\mathrm{V}_{\mathrm{ss}}$. <br> This pin is used as the secondary function of the P10 pin(OSC0) and P11 pin(OSC1). | Secondary | - |
| OSC1 | 0 |  | Secondary | - |
| LSCLK | 0 | Low-speed clock output pin. This pin is used as the secondary function of the P20 pin. | Secondary | - |
| OUTCLK | O | High-speed clock output pin. This pin is used as the secondary function of the P21 pin. | Secondary | - |
| General-purpose input port |  |  |  |  |
| P00-P03 | 1 | General-purpose input port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. | Primary | Positive |
| P04-P07 | 1 | General-purpose input port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. <br> These pins are for the ML610Q429, but are not provided in the ML610Q428. | Primary | Positive |
| P10-P11 | 1 | General-purpose input port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. | Primary | Positive |
| General-purpose output port |  |  |  |  |
| P20-P22 | O | General-purpose output port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. | Primary | Positive |
| General-purpose input/output port |  |  |  |  |
| P30-P35 | I/O | General-purpose input/output port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. | Primary | Positive |
| P40-P47 | I/O | General-purpose input/output port. <br> Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used. | Primary | Positive |
| PA0-PA5 | I/O | General-purpose input/output port. <br> These pins are for the ML610Q429, but are not provided in the ML610Q428. | Primary | Positive |


| Pin name | I/O | Description | Primary/ Secondary/ Tertiary | Logic |
| :---: | :---: | :---: | :---: | :---: |
| UART |  |  |  |  |
| TXD0 | O | UART data output pin. This pin is used as the secondary function of the P43 pin. | Secondary | Positive |
| RXDO | 1 | UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin. | Primary/Se condary | Positive |
| $I^{2} \mathrm{C}$ bus interface |  |  |  |  |
| SDA | 1/O | $I^{2} C$ data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the $I^{2} C$, externally connect a pull-up resistor. | Secondary | Positive |
| SCL | O | $1^{2} \mathrm{C}$ clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the $I^{2} \mathrm{C}$, externally connect a pull-up resistor. | Secondary | Positive |
| Synchronous serial (SSIO) |  |  |  |  |
| SCKO | 1/O | Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin. | Tertiary | - |
| SINO | 1 | Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin. | Tertiary | Positive |
| SOUTO | 0 | Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin. | Tertiary | Positive |
| PWM |  |  |  |  |
| PWM0 | 0 | PWM0 output pin. This pin is used as the tertiary function of the P43 or P34 pin. | Tertiary | Positive |
| TOP0CK | 1 | PWM0 external clock input pin. This pin is used as the primary function of the P44 pin. | Primary | - |
| PWM1 | 0 | PWM1 output pin. This pin is used as the tertiary function of the P47 or P35 pin. | Tertiary | Positive |
| T1P1CK | 1 | PWM1 external clock input pin. This pin is used as the primary function of the P45 pin. | Primary | - |
| PWM2 | O | PWM2 output pin. This pin is used as the tertiary function of the P20 or P30 pin. | Tertiary | Positive |
| P2CK | 1 | PWM2 external clock input pin. This pin is used as the primary function of the P02 pin. | Primary | - |
| External interrupt |  |  |  |  |
| NMI | 1 | External non-maskable interrupt input pin. An interrupt is generated on both edges. | Primary | Positive/ negative |
| EXIO-7 | 1 | External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the $\mathrm{P} 00-\mathrm{P} 07$ pins. | Primary | Positive/ negative |
| Timer |  |  |  |  |
| TOPOCK | 1 | External clock input pin used for Timer 0 . This pin is used as the primary function of the P44 pin. | Primary | - |
| T1P1CK | 1 | External clock input pin used for Timer 1. This pin is used as the primary function of the P45 pin. | Primary | - |
| Melody |  |  |  |  |
| MD0 | O | Melody/buzzer signal output pin. This pin is used as the secondary function of the P22 pin. | Secondary | Positive/ negative |
| LED drive |  |  |  |  |
| LED0-2 | O | Nch open drain output pins to drive LED. | Primary | Positive/ negative |


| Pin name | I/O | Description | Primary/ Secondary/ Tertiary | Logic |
| :---: | :---: | :---: | :---: | :---: |
| RC oscillation type A/D converter |  |  |  |  |
| INO | 1 | Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin. | Secondary | - |
| CSO | 0 | Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin. | Secondary | - |
| RS0 | 0 | This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0. | Secondary | - |
| RT0 | 0 | Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin. | Secondary | - |
| CRTO | 0 | Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin. | Secondary | - |
| RCM | 0 | RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin. | Secondary | - |
| IN1 | 1 | Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin. | Secondary | - |
| CS1 | 0 | Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin. | Secondary | - |
| RS1 | 0 | Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin. | Secondary | - |
| RT1 | 0 | Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin. | Secondary | - |
| LCD drive signal |  |  |  |  |
| COM0-7 | O | Common output pins. | - | - |
| COM8-23 | 0 | Common output pins. <br> These pins are for the ML610Q428, but are not provided in the ML610Q429. | - | - |
| SEG0-57 | 0 | Segment output pin. | - | - |
| SEG58-63 | 0 | Segment output pins. <br> These pins are for the ML610Q429, but are not provided in the ML610Q428. | - | - |
| LCD driver power supply |  |  |  |  |
| $\mathrm{V}_{\mathrm{L} 1}$ | - | Power supply pins for LCD bias (internally generated). Capacitors $\mathrm{Ca}, \mathrm{Cb}$, | - | - |
| $\mathrm{V}_{\mathrm{L} 2}$ | - | Cc , and Cd (see measuring circuit 1) are connected between $\mathrm{V}_{\mathrm{Ss}}$ and $\mathrm{V}_{\mathrm{L} 1}$, | - | - |
| $V_{\text {L3 }}$ | - | $\mathrm{V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}$, and $\mathrm{V}_{\mathrm{L} 4}$, respectively. | - | - |
| $\mathrm{V}_{\text {L4 }}$ | - |  | - | - |
| C1 | - | Power supply pins for LCD bias (internally generated). Capacitors C12 | - | - |
| C2 | - | and C34 (see measuring circuit 1) are connected between C1 and C2 and | - | - |
| C3 | - | between C3 and C4, respectively. | - | - |
| C4 | - |  | - | - |
| For testing |  |  |  |  |
| TEST | I/O | Input/output pin for testing. A pull-down resistor is internally connected. | - | - |
| Power supply |  |  |  |  |
| $V_{\text {ss }}$ | - | Negative power supply pin. | - | - |
| $V_{\text {DD }}$ | - | Positive power supply pin. | - | - |
| $V_{\text {DDL }}$ | - | Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and $V_{\text {ss }}$. | - | - |
| $V_{\text {DDX }}$ | - | Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and Vss. | - | - |
| $V_{\text {PP }}$ | - | Power supply pin for programming Flash ROM. A pull-up resistor is internally connected. | - | - |

## TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins.

Table 3 Termination of Unused Pins

|  | Pin |
| :--- | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Recommended pin termination |
| $\mathrm{V}_{\mathrm{L} 1}, \mathrm{~V}_{\mathrm{L} 2}, \mathrm{~V}_{\mathrm{L} 3}, \mathrm{~V}_{\mathrm{L} 4}$ | Open |
| C1, C2, C3, C4 | Open |
| RESET_N | Open |
| TEST | Open |
| NMI | Open |
| P00 to P07 | Open |
| P10 to P11 | $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ |
| P20 to P22 | $\mathrm{V}_{\mathrm{DD}}$ |
| P30 to P35 | Open |
| P40 to P47 | Open |
| PA0 to PA5 | Open |
| COM0 to 23 | Open |
| SEG0 to 63 | Open |

## Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

The main difference points of ML610Q428 and ML610Q429
Table 4 The main difference points of ML610Q428 and ML610Q429.

| Function | ML610Q428 | ML610Q429 |
| :---: | :---: | :---: |
| PORT0 | P03 to P00 | P07 to P00 |
| PORTA | Nothing | PA5 to PA0 |
| LCD COM | COM23 to COM0 | COM7 to COM0 |
| LCD SEG | SEG57 to SEG0 | SEG63 to SEG0 |

## ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS

| $\left(\mathrm{V}_{\text {ss }}=0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Rating | Unit |
| Power supply voltage 1 | $V_{\text {DD }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +4.6 | V |
| Power supply voltage 2 | $V_{P P}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +9.5 | V |
| Power supply voltage 3 | $V_{\text {DDL }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +3.6 | V |
| Power supply voltage 4 | $V_{\text {DDX }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +3.6 | V |
| Power supply voltage 5 | $\mathrm{V}_{\text {L1 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +1.75 | V |
| Power supply voltage 6 | $\mathrm{V}_{\mathrm{L} 2}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +3.5 | V |
| Power supply voltage 7 | $V_{\text {L3 }}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +5.25 | V |
| Power supply voltage 8 | $V_{L 4}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V |
| Input voltage | VIN | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output voltage | Vout | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current 1 | lout1 | Port3-A, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -12 to +11 | mA |
| Output current 2 | lout2 | Port2, $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -12 to +20 | mA |
| Power dissipation | PD | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 122 | mW |
| Storage temperature | TSTG | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| $\left(\mathrm{V}_{\text {ss }}=0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Range | Unit |
| Operating temperature | Top | - | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Operating voltage | $V_{\text {DD }}$ | - | 1.1 to 3.6 | V |
| Operating frequency (CPU) | $\mathrm{f}_{\mathrm{OP}}$ | $\mathrm{V}_{\mathrm{DD}}=1.1$ to 3.6 V | 30k to 36k | Hz |
|  |  | $V_{D D}=1.3$ to 3.6 V | 30k to 650k |  |
|  |  | $V_{D D}=1.8$ to 3.6 V | 30k to 4.2M |  |
| Capacitor externally connected to $V_{\text {DLL }}$ pin | $\mathrm{C}_{\mathrm{L}}$ | - | 1.0 $\pm 30 \%$ | $\mu \mathrm{F}$ |
|  | $\mathrm{C}_{\text {L1 }}$ | - | 0.1 $\pm 30 \%$ |  |
| Capacitor externally connected to $V_{D D X}$ pin | $C_{x}$ | - | 0.1 $\pm 30 \%$ | $\mu \mathrm{F}$ |
| Capacitors externally connected to $V_{\mathrm{L} 1,2,3,4}$ pins | $\mathrm{C}_{\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}}$ | - | 1.0 $\pm 30 \%$ | $\mu \mathrm{F}$ |
| Capacitors externally connected across C1 and C2 pins and across C3 and C4 pins | $\mathrm{C}_{12}, \mathrm{C}_{34}$ | - | 1.0 $\pm 30 \%$ | $\mu \mathrm{F}$ |

CLOCK GENERATION CIRCUIT OPERATING CONDITIONS

| $\left(\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Rating |  |  | Unit |
|  |  |  | Min. | Typ. | Max. |  |
| Low-speed crystal oscillation frequency | $\mathrm{f}_{\mathrm{XTL}}$ | - | - | 32.768k | - | Hz |
| Recommended equivalent series resistance value of low-speed crystal oscillation | $\mathrm{R}_{\mathrm{L}}$ | - | - | - | 40k | $\Omega$ |
| Low-speed crystal oscillation external capacitor ${ }^{* 1}$ | $\mathrm{CbL} / \mathrm{C}_{\mathrm{GL}}$ | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=6 \mathrm{pF} \text { of } \\ \text { crystal } \\ \text { oscillation *2 } \\ \hline \end{gathered}$ | - | 0 | - | pF |
|  |  | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=9 \mathrm{pF} \text { of } \\ & \text { crystal } \\ & \text { oscillation } \end{aligned}$ | - | 6 | - |  |
|  |  | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=12 \mathrm{pF} \text { of } \\ \text { crystal } \\ \text { oscillation } \\ \hline \end{gathered}$ | - | 12 | - |  |
| High-speed crystal/ceramic oscillation frequency | $\mathrm{f}_{\text {XTH }}$ | - | - | 4.0M / 4.096M | - | Hz |
| High-speed crystal oscillation external capacitor | $\mathrm{C}_{\text {DH }}$ $\mathrm{C}_{\mathrm{GH}}$ | - | - | 24 | - | pF |

${ }^{{ }^{*}}$ : The external $C_{D L}$ and $C_{G L}$ need to be adjusted in consideration of variation of internal loading capacitance $C_{D}$ and $C_{G}$, and other additional capacitance such as PCB layout.
${ }^{* 2}$ : When using a crystal oscillator $C_{L}=6 p F$, there is a possibility that can not be adjusted by external $C_{D L}$ and $C_{G L}$.

OPERATING CONDITIONS OF FLASH ROM

| $\left(\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}\right)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Range | Unit |
| Operating temperature | Top | At write/erase | 0 to +40 | ${ }^{\circ} \mathrm{C}$ |
| Operating voltage | $V_{D D}$ | At write/erase ${ }^{*_{1}}$ | 2.75 to 3.6 | V |
|  | $V_{\text {DDL }}$ | At write/erase ${ }^{*_{1}}$ | 2.5 to 2.75 |  |
|  | $V_{\text {PP }}$ | At write/erase ${ }^{*_{1}}$ | 7.7 to 8.3 |  |
| Write cycles | $\mathrm{C}_{\text {EP }}$ | - | 80 | cycles |
| Data retention | $Y_{\text {DR }}$ | - | 10 | years |

${ }^{\text {*1 }}$ : In addition the power supply to VDD pin and VPP pin, within the range 2.5 V to 2.75 V has to be supplied to VDDL pin when programming and eraseing Flash ROM.

## DC CHARACTERISTICS (1/5)

| Parameter | Symbol | Condition |  | Rating |  |  | Unit | Measuring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| 500 kHz RC oscillation frequency | $\mathrm{f}_{\mathrm{RC}}$ | $V_{D D}=$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | $\begin{gathered} \hline \text { Typ. } \\ -10 \% \end{gathered}$ | 500 | $\begin{gathered} \text { Typ. } \\ +10 \% \end{gathered}$ | kHz | 1 |
|  |  | $3.6 \mathrm{~V}$ | $\begin{gathered} \hline \mathrm{Ta}=-20 \text { to } \\ +70^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \hline \text { Typ. } \\ -25 \% \\ \hline \end{gathered}$ | 500 | $\begin{gathered} \text { Typ. } \\ +25 \% \\ \hline \end{gathered}$ | kHz |  |
| PLL oscillation frequency** | $f_{\text {PLL }}$ | $\begin{gathered} \hline \mathrm{LSCL} \\ \mathrm{~V}_{\mathrm{DD}} \\ \hline \end{gathered}$ | $\begin{aligned} & =32.768 \mathrm{kHz} \\ & 1.8 \text { to } 3.6 \mathrm{~V} \end{aligned}$ | -2.5\% | 8.192 | +2.5\% | MHz |  |
| Low-speed crystal oscillation start time ${ }^{\star^{2}}$ | $\mathrm{T}_{\text {хtL }}$ |  | - | - | 0.3 | 2 | S |  |
| 500 kHz RC oscillation start time | TRC |  | - | - | 50 | 500 | $\mu \mathrm{S}$ |  |
| High-speed crystal oscillation start time ${ }^{*^{3}}$ | $\mathrm{T}_{\text {XTH }}$ |  | . 8 to 3.6V | - | 2 | 20 | ms |  |
| PLL oscillation start time | TPLL |  | . 8 to 3.6V | - | 1 | 10 |  |  |
| Low-speed oscillation stop detect time ${ }^{\star_{1}}$ | Tstop |  | - | 0.2 | 3 | 20 |  |  |
| Reset pulse width | $\mathrm{P}_{\text {RST }}$ |  | - | 200 | - | - | $\mu \mathrm{S}$ |  |
| Reset noise elimination pulse width | $\mathrm{P}_{\text {NRSt }}$ |  | - | - | - | 0.3 |  |  |
| Power-on reset activation power rise time | TPOR |  | - | - | - | 10 | ms |  |

*1: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.
$*^{2}$ : Use 32.768 kHz crystal resonator DT-26 (Load capacitance 6 pF ) (made by KDS:DAISHINKU CORP.) is used ( $\mathrm{C}_{\mathrm{GL}}=\mathrm{C}_{\mathrm{DL}}=12 \mathrm{pF}$ ).
$*^{3}$ : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).
${ }^{*}$ : 1024 clock average.
[Reset pulse width]

[Power-on reset activation power rise time]


## Power-on reset activation power rise time ( $\mathrm{T}_{\mathrm{POR}}$ )

## DC CHARACTERISTICS (2/5)

| Parameter | Symbol | Condition |  | Rating |  |  | Unit | Measuring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| $\mathrm{V}_{\mathrm{L} 1}$ voltage | $V_{\text {L1 }}$ | $\begin{gathered} V_{D D}=3.0 \mathrm{~V}, \\ \mathrm{Tj}=25^{\circ} \mathrm{C} \end{gathered}$ | CN4-0 $=00 \mathrm{H}$ | 0.89 | 0.94 | 0.99 | V | 1 |
|  |  |  | CN4-0 $=01 \mathrm{H}$ | 0.91 | 0.96 | 1.01 |  |  |
|  |  |  | CN4-0 $=02 \mathrm{H}$ | 0.93 | 0.98 | 1.03 |  |  |
|  |  |  | CN4-0 $=03 \mathrm{H}$ | 0.95 | 1.00 | 1.05 |  |  |
|  |  |  | CN4-0 $=04 \mathrm{H}$ | 0.97 | 1.02 | 1.07 |  |  |
|  |  |  | CN4-0 $=05 \mathrm{H}$ | 0.99 | 1.04 | 1.09 |  |  |
|  |  |  | CN4-0 $=06 \mathrm{H}$ | 1.01 | 1.06 | 1.11 |  |  |
|  |  |  | CN4-0 $=07 \mathrm{H}$ | 1.03 | 1.08 | 1.13 |  |  |
|  |  |  | CN4-0 $=08 \mathrm{H}$ | 1.05 | 1.10 | 1.15 |  |  |
|  |  |  | CN4-0 $=09 \mathrm{H}$ | 1.07 | 1.12 | 1.17 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{AH}$ | 1.09 | 1.14 | 1.19 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{BH}$ | 1.11 | 1.16 | 1.21 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{CH}$ | 1.13 | 1.18 | 1.23 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{DH}$ | 1.15 | 1.20 | 1.25 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{EH}$ | 1.17 | 1.22 | 1.27 |  |  |
|  |  |  | CN4-0 $=0 \mathrm{FH}$ | 1.19 | 1.24 | 1.29 |  |  |
|  |  |  | CN4-0 $=10 \mathrm{H}$ | 1.21 | 1.26 | 1.31 |  |  |
|  |  |  | CN4-0 $=11 \mathrm{H}$ | 1.23 | 1.28 | 1.33 |  |  |
|  |  |  | CN4-0 $=12 \mathrm{H}$ | 1.25 | 1.30 | 1.35 |  |  |
|  |  |  | CN4-0 $=13 \mathrm{H}$ | 1.27 | 1.32 | 1.37 |  |  |
|  |  |  | $\mathrm{CN} 4-0=14 \mathrm{H}^{*}$ | 1.29 | 1.34 | 1.39 |  |  |
|  |  |  | CN4-0 $=15 \mathrm{H}^{* 1}$ | 1.31 | 1.36 | 1.41 |  |  |
|  |  |  | CN4-0 $=16 \mathrm{H}^{*}$ | 1.33 | 1.38 | 1.43 |  |  |
|  |  |  | CN4-0 $=17 \mathrm{H}^{* 1}$ | 1.35 | 1.40 | 1.45 |  |  |
|  |  |  | CN4-0 $=18 \mathrm{H}^{* 1}$ | 1.37 | 1.42 | 1.47 |  |  |
|  |  |  | CN4-0 $=19 \mathrm{H}^{* 1}$ | 1.39 | 1.44 | 1.49 |  |  |
|  |  |  | CN4-0 $=1 \mathrm{AH}^{* 1}$ | 1.41 | 1.46 | 1.51 |  |  |
|  |  |  | $\mathrm{CN} 4-0=1 \mathrm{BH}^{\text {*1 }}$ | 1.43 | 1.48 | 1.53 |  |  |
|  |  |  | $\mathrm{CN} 4-0=1 \mathrm{CH}^{\text {*1 }}$ | 1.45 | 1.50 | 1.55 |  |  |
|  |  |  | CN4-0 $=1 \mathrm{DH}^{\text {*1 }}$ | 1.47 | 1.52 | 1.57 |  |  |
|  |  |  | CN4-0 $=1 \mathrm{EH}^{* 1}$ | 1.49 | 1.54 | 1.59 |  |  |
|  |  |  | CN4-0 $=1 \mathrm{FH}^{\text {*1 }}$ | 1.51 | 1.56 | 1.61 |  |  |
| $\mathrm{V}_{\mathrm{L} 1}$ temperature deviation | $\Delta \mathrm{V}_{\mathrm{L} 1}$ | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |  | - | -1.5 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{V}_{\mathrm{L} 1}$ voltage dependency | $\Delta \mathrm{V}_{\mathrm{L} 1}$ | $V_{D D}=1.3$ to 3.6 V |  | - | 5 | 20 | mV/V |  |
| $\mathrm{V}_{\text {L2 }}$ voltage | $\mathrm{V}_{\mathrm{L} 2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{Tj}=25^{\circ} \mathrm{C} \\ & 300 \mathrm{k} \Omega \text { load }\left(\mathrm{V}_{\mathrm{L4}}-\mathrm{V}_{\mathrm{SS}}\right) \end{aligned}$ |  | $\begin{gathered} \hline \text { Typ. } \\ -10 \% \end{gathered}$ | $\mathrm{V}_{\mathrm{L} 1 \times 2}$ | $\begin{aligned} & \text { Typ. } \\ & +4 \% \\ & \hline \end{aligned}$ | V |  |
| $V_{\text {L3 }}$ voltage | $V_{\text {L3 }}$ | $\begin{gathered} V_{D D}=3.0 \mathrm{~V}, \\ \mathrm{Tj}=25^{\circ} \mathrm{C} \end{gathered}$ <br> $300 \mathrm{k} \Omega$ load $\left(\mathrm{V}_{\mathrm{L} 4}-\mathrm{V}_{\mathrm{Ss}}\right)$ | 1/3 bias | $\begin{gathered} \hline \text { Typ. } \\ -10 \% \end{gathered}$ | $\mathrm{V}_{\mathrm{L} 1 \times 2}$ | $\begin{aligned} & \text { Typ. } \\ & +4 \% \\ & \hline \end{aligned}$ |  |  |
|  |  |  | 1/4 bias |  | $\mathrm{V}_{\mathrm{L} 1} \times 3$ |  |  |  |
| $\mathrm{V}_{\text {L4 }}$ voltage | $V_{\text {L4 }}$ |  | 1/3 bias | $\begin{gathered} \text { Typ. } \\ -10 \% \end{gathered}$ | $\mathrm{V}_{\mathrm{L} 1 \times 3}$ | Typ. |  |  |
|  |  |  | 1/4 bias |  | $\mathrm{V}_{\mathrm{L} 1 \times 4}$ | +5\% |  |  |
| LCD bias voltage generation time | Tbias | - |  | - | - | 600 | ms |  |

*1: When using $1 / 4$ bias, the $V_{L 1}$ voltage is set to typ. 1.32 V (same voltage as in CN4-0 $=13 \mathrm{H}$ ).

DC CHARACTERISTICS (3/5)
$\left(\mathrm{V}_{\mathrm{DD}}=1.1\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified) $(3 / 5)$


[^0]$\star^{2}$ : All SEGs: off waveform, No LCD panel load, $1 / 3$ bias, $1 / 3$ duty, Frame frequency: Approx. 64 Hz , Bias voltage multiplying clock: 1/128 LSCLK $(256 \mathrm{~Hz})$
$\star^{3}$ : Use 32.768 kHz crystal resonator DT-26 (Load capacitance 6 pF ) (made by KDS:DAISHINKU CORP.) is used ( $\mathrm{C}_{\mathrm{GL}}=\mathrm{C}_{\mathrm{DL}}=12 \mathrm{pF}$ ).
$\star^{4}$ : Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).
${ }^{*}$ : Significant bits of BLKCON0~BLKCON4 registers are all " 1 ".

DC CHARACTERISTICS (4/5)


| (P30-P35)(P40-P47)(PA0-PA5) ${ }^{{ }^{1}}$ |  | $V_{D D}=1.1$ to 3.6 V | -200 | -30 | -0.01 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IIH2Z | VIH2 $=\mathrm{V}_{\mathrm{DD}}$ (in high-impedance state) | - | - | 1 |  |  |
|  | IIL2Z | VIL2 $=\mathrm{V}_{\text {SS }}$ (in high-impedance state) | -1 | - | - |  |  |

*1: ML610Q429 only

## DC CHARACTERISTICS (5/5)

$\left(\mathrm{V}_{\mathrm{DD}}=1.1\right.$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified) $(5 / 5)$

| Parameter | Symbol | Condition | Rating |  |  | Unit | Measuring circuit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Input voltage 1 (RESET_N) (TEST) | VIH1 | $V_{D D}=1.3$ to 3.6 V | $\begin{gathered} 0.7 \\ \times V_{D D} \end{gathered}$ | - | V ${ }_{\text {dD }}$ | V | 5 |
| (NMI) <br> (P00-P03) <br> (P04-P07) ${ }^{{ }^{1}}$ |  | $V_{D D}=1.1$ to 3.6 V | $\begin{gathered} 0.7 \\ \times V_{D D} \end{gathered}$ | - | $\mathrm{V}_{\mathrm{DD}}$ |  |  |
| $\begin{aligned} & \text { (P10-P11) } \\ & \text { (P31-P35) } \end{aligned}$ | VIL1 | $V_{D D}=1.3$ to 3.6 V | 0 | - | $\begin{gathered} 0.3 \\ \times V_{D D} \end{gathered}$ |  |  |
| $\begin{aligned} & \text { (P45-P47) } \\ & (\text { PA0-PA5) } \end{aligned}$ |  | $V_{D D}=1.1$ to 3.6 V | 0 | - | $\begin{gathered} 0.2 \\ \times V_{D D} \end{gathered}$ |  |  |
| Input voltage 2(P30, P44) | VIH2 | - | $\begin{array}{r} 0.7 \\ \times V_{\mathrm{DD}} \\ \hline \end{array}$ | - | VDD |  |  |
|  | VIL2 | - | 0 | - | $\begin{array}{r} 0.3 \\ \times V_{D D} \\ \hline \end{array}$ |  |  |
| Input pin capacitance (NMI) (P00-P03) (P04-P07) ${ }^{{ }^{1}}$ (P10-P11) (P30-P35) (P40-P47) (PA0-PA5) ${ }^{{ }^{1}}$ | CIN | $\begin{gathered} \mathrm{f}=10 \mathrm{kHz} \\ \mathrm{~V}_{\mathrm{rms}}=50 \mathrm{mV} \\ \mathrm{Ta}=25^{\circ} \mathrm{C} \end{gathered}$ | - | - | 5 | pF | - |

*1: ML610Q429 only

## MEASURING CIRCUITS

## MEASURING CIRCUIT 1


32.768 kHz crystal resonator DT-26 (Load capacitance 6pF) (Made by KDS:DAISHINKU CORP.)
4.096MHz crystal: HC49SFWB (Kyocera)

## MEASURING CIRCUIT 2


(*1) Input logic circuit to determine the specified measuring conditions.
(*2) Measured at the specified output pins.

## MEASURING CIRCUIT 3


*1: Input logic circuit to determine the specified measuring conditions.
*2: Measured at the specified output pins.

## MEASURING CIRCUIT 4



## MEASURING CIRCUIT 5


*1: Input logic circuit to determine the specified measuring conditions.

## AC CHARACTERISTICS (External Interrupt)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| External interrupt disable period | $\mathrm{T}_{\text {NuL }}$ | Interrupt: Enabled (MIE = 1), <br> CPU: NOP operation <br> System clock: 32.768 kHz | 76.8 | - | 106.8 | $\mu \mathrm{S}$ |



## AC CHARACTERISTICS (UART)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Transmit baud rate | ${ }^{\text {t }}$ tBRT | - | - | BRT ${ }^{1}$ | - | s |
| Receive baud rate | $\mathrm{t}_{\text {RBRT }}$ | - | $\begin{gathered} \mathrm{BRT}^{*^{1}} \\ -3 \% \end{gathered}$ | BRT* ${ }^{1}$ | $\begin{aligned} & \mathrm{BRT}^{*^{1}} \\ & +3 \% \end{aligned}$ | S |

*1: Baud rate period (including the error of the clock frequency selected) set with the UART baud rate register (UAOBRTL,H) and the UART mode register 0 (UAOMODO).

*: Indicates the secondary function of the port.

## AC CHARACTERISTICS (Synchronous Serial Port)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| SCLK input cycle (slave mode) | tscyc | When high-speed oscillation is not active | 10 | - | - | $\mu \mathrm{S}$ |
|  |  | When high-speed oscillation is active ( $\mathrm{V}_{\mathrm{DD}}=1.8$ to 3.6 V ) | 1 | - | - | $\mu \mathrm{S}$ |
| SCLK output cycle (master mode) | $\mathrm{tscyc}^{\text {c }}$ | - | - | SCLK* ${ }^{1}$ | - | S |
| SCLK input pulse width (slave mode) | tsw | When high-speed oscillation is not active | 4 | - | - | $\mu \mathrm{S}$ |
|  |  | When high-speed oscillation is active ( $\mathrm{V}_{\mathrm{DD}}=1.8$ to 3.6 V ) | 0.4 | - | - | $\mu \mathrm{S}$ |
| SCLK output pulse width (master mode) | tsw | - | $\begin{gathered} \hline \text { SCLK }^{* 1} \\ \times 0.4 \end{gathered}$ | $\begin{gathered} \hline \text { SCLK }^{* 1} \\ \times 0.5 \end{gathered}$ | $\begin{gathered} \mathrm{SCLK}^{*^{1}} \\ \times 0.6 \end{gathered}$ | S |
| SOUT output delay time (slave mode) | $t_{\text {SD }}$ | - | - | - | 180 | ns |
| SOUT output delay time (master mode) | tsD | - | - | - | 80 | ns |
| SIN input setup time (slave mode) | tss | - | 80 | - | - | ns |
| SIN input setup time (master mode) | tss | - | 180 | - | - | ns |
| SIN input hold time | $\mathrm{t}_{\text {SH }}$ | - | 80 | - | - | ns |

*1: Clock period selected with S0CK3-0 of the serial port 0 mode register (SIOOMOD1)

*: Indicates the secondary function of the port.

AC CHARACTERISTICS ( $\mathbf{I}^{2} \mathrm{C}$ Bus Interface: Standard Mode 100kHz)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | - | 0 | - | 100 | kHz |
| SCL hold time (start/restart condition) | thd:Sta | - | 4.0 | - | - | $\mu \mathrm{S}$ |
| SCL "L" level time | tow | - | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL "H" level time | $\mathrm{t}_{\text {HIGH }}$ | - | 4.0 | - | - | $\mu \mathrm{S}$ |
| SCL setup time (restart condition) | tsu:sta | - | 4.7 | - | - | $\mu \mathrm{S}$ |
| SDA hold time | $\mathrm{thD:}^{\text {dat }}$ | - | 0 | - | 3.45 | $\mu \mathrm{s}$ |
| SDA setup time | tsu:DAT | - | 0.25 | - | - | $\mu \mathrm{S}$ |
| SDA setup time (stop condition) | tsu:sto | - | 4.0 | - | - | $\mu \mathrm{S}$ |
| Bus-free time | $\mathrm{t}_{\text {BUF }}$ | - | 4.7 | - | - | $\mu \mathrm{S}$ |

AC CHARACTERISTICS ( $I^{2} \mathrm{C}$ Bus Interface: Fast Mode 400 kHz )

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | - | 0 | - | 400 | kHz |
| SCL hold time (start/restart condition) | thd:sta | - | 0.6 | - | - | $\mu \mathrm{S}$ |
| SCL "L" level time | tow | - | 1.3 | - | - | $\mu \mathrm{S}$ |
| SCL "H" level time | $\mathrm{t}_{\mathrm{HIGH}}$ | - | 0.6 | - | - | $\mu \mathrm{S}$ |
| SCL setup time (restart condition) | tsu:sta | - | 0.6 | - | - | $\mu \mathrm{S}$ |
| SDA hold time | $\mathrm{t}_{\text {HD:DAT }}$ | - | 0 | - | 0.9 | $\mu \mathrm{s}$ |
| SDA setup time | $\mathrm{t}_{\text {Su:DAT }}$ | - | 0.1 | - | - | $\mu \mathrm{S}$ |
| SDA setup time (stop condition) | $\mathrm{t}_{\text {su:sto }}$ | - | 0.6 | - | - | $\mu \mathrm{S}$ |
| Bus-free time | $\mathrm{t}_{\text {BUF }}$ | - | 1.3 | - | - | $\mu \mathrm{s}$ |



## AC CHARACTERISTICS (RC Oscillation A/D Converter)

| Parameter | Symbol | Condition | Rating |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Resistors for oscillation | $\begin{gathered} \text { RS0, RS1, } \\ \text { RT0, } \\ \text { RT0-1,RT1 } \end{gathered}$ | CS0, CTO, CS1 $\geq$ 740pF | 1 | - | - | k $\Omega$ |
| Oscillation frequency$\mathrm{VDD}=1.5 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{osC1}}$ | Resistor for oscillation $=1 \mathrm{k} \Omega$ | 209.4 | 330.6 | 435.1 | kHz |
|  | $\mathrm{f}_{\mathrm{OSC} 2}$ | Resistor for oscillation $=10 \mathrm{k} \Omega$ | 41.29 | 55.27 | 64.16 | kHz |
|  | $\mathrm{f}_{\mathrm{OSC} 3}$ | Resistor for oscillation $=100 \mathrm{k} \Omega$ | 4.71 | 5.97 | 7.06 | kHz |
| RS to RT oscillation frequency ratio *1$\mathrm{VDD}=1.5 \mathrm{~V}$ | Kf1 | RT0, RT0-1, RT1 = 1kHz | 5.567 | 5.982 | 6.225 | - |
|  | Kf2 | RT0, RT0-1, RT1 = 10 kHz | 0.99 | 1 | 1.01 | - |
|  | Kf3 | RTO, RTO-1, RT1 = 100 kHz | 0.104 | 0.108 | 0.118 | - |
| Oscillation frequency$\mathrm{VDD}=3.0 \mathrm{~V}$ | $\mathrm{f}_{\mathrm{OSC} 1}$ | Resistor for oscillation $=1 \mathrm{k} \Omega$ | 407.3 | 486.7 | 594.6 | kHz |
|  | $\mathrm{f}_{\mathrm{OSC} 2}$ | Resistor for oscillation $=10 \mathrm{k} \Omega$ | 49.76 | 59.28 | 72.76 | kHz |
|  | $\mathrm{f}_{\mathrm{OSC} 3}$ | Resistor for oscillation $=100 \mathrm{k} \Omega$ | 5.04 | 5.993 | 7.04 | kHz |
| $\begin{aligned} & \text { RS to RT oscillation frequency } \\ & \text { ratio }{ }^{* 1} \\ & \text { VDD }=3.0 \mathrm{~V} \end{aligned}$ | Kf1 | RT0, RT0-1, RT1 = 1kHz | 8.006 | 8.210 | 8.416 | - |
|  | Kf2 | RT0, RT0-1, RT1 = 10 kHz | 0.99 | 1 | 1.01 | - |
|  | Kf3 | RTO, RT0-1, RT1 = 100 kHz | 0.100 | 0.108 | 0.115 | - |

*1: Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.
$K f x=\frac{f_{\text {oscx }}(R T 0-C S 0 \text { oscillation })}{f_{\text {oscx }}(\text { RSO-CS0 oscillation })}, \frac{f_{\text {oscx }}(R T 0-1-C S 0 \text { oscillation })}{f_{\text {oscx }}(R S 0-C S 0 \text { oscillation })}, \frac{f_{\text {oscx }}(R T 1-C S 1 \text { oscillation })}{f_{\text {oscx }}(R S 1-C S 1 \text { oscillation })}$ ( $x=1,2,3$ )


Note:

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and INO/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between INO/IN1 and RSO/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- When RTO/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.
- Please make wiring to components (capacitor, resisteor and etc.) necessory for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.


## PACKAGE DIMENSIONS

(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact a ROHM sales office for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REVISION HISTORY

| Document No. | Date | Page |  | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Previous Edition | Current Edition |  |
| FEDL610Q428-01 | Feb.7.2011 | - | - | Formally edition 1.0 |
| FEDL610Q428-02 | Jun 7.2011 | 3 | 3 | Add the P version |
| FEDL610Q428-03 | July.25.2014 | All | All | Change header and footer |
|  |  | $\begin{gathered} \hline 3,18,19, \\ 20,21,22, \\ 23,26,27, \\ 28,29 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 3,18,20, \\ 21,22,23, \\ 24,27,28, \\ 29,30 \\ \hline \end{gathered}$ | Delete the P version |
|  |  | 3,7 | 4 | Delete package products |
|  |  | 2,7 | 2 | Delete the metal option of only ML610Q429's LCD driver |
|  |  | 3 | 4 | Change from "Shipment" to " Product name - Supported Function " |
|  |  | - | 19 | Add CLOCK GENERATION CIRCUIT OPERATING CONDITIONS |
|  |  | 19 | 20 | Change "RESET" to "Reset pulse width ( $\mathrm{P}_{\mathrm{RST}}$ )" and " Power-on reset activation power rise time ( $T_{\text {POR }}$ )". |
|  |  | 21 | 22 | Correct the Cgl's value and the Col's value of DC CHARACTERISTICS (3/5)'s note No. 3 |
|  |  | 30 | 31 | Update Package Dimensions |
| FEDL610Q428-04 | May.15,2015 | 2 | 2 | Corrected a typo. <br> "100kbps@1MHz HSCLK" is corrected to $100 \mathrm{kbps} @ 4 \mathrm{MHz}$ HSCLK. |
|  |  | - | 4,8 | Add the ML610Q429 package product |

## Notes

1) The information contained herein is subject to change without notice.
2) Although LAPIS Semiconductor is continuously working to improve product reliability and quality, semiconductors can break down and malfunction due to various factors. Therefore, in order to prevent personal injury or fire arising from failure, please take safety measures such as complying with the derating characteristics, implementing redundant and fire prevention designs, and utilizing backups and fail-safe procedures. LAPIS Semiconductor shall have no responsibility for any damages arising out of the use of our Products beyond the rating specified by LAPIS Semiconductor.
3) Examples of application circuits, circuit constants and any other information contained herein are provided only to illustrate the standard usage and operations of the Products.The peripheral conditions must be taken into account when designing circuits for mass production.
4) The technical information specified herein is intended only to show the typical functions of the Products and examples of application circuits for the Products. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of LAPIS Semiconductor or any third party with respect to the information contained in this document; therefore LAPIS Semiconductor shall have no responsibility whatsoever for any dispute, concerning such rights owned by third parties, arising out of the use of such technical information.
5) The Products are intended for use in general electronic equipment (i.e. AV/OA devices, communication, consumer systems, gaming/entertainment sets) as well as the applications indicated in this document.
6) The Products specified in this document are not designed to be radiation tolerant.
7) For use of our Products in applications requiring a high degree of reliability (as exemplified below), please contact and consult with a LAPIS Semiconductor representative: transportation equipment (i.e. cars, ships, trains), primary communication equipment, traffic lights, fire/crime prevention, safety equipment, medical systems, servers, solar cells, and power transmission systems.
8) Do not use our Products in applications requiring extremely high reliability, such as aerospace equipment, nuclear power control systems, and submarine repeaters.
9) LAPIS Semiconductor shall have no responsibility for any damages or injury arising from non-compliance with the recommended usage conditions and specifications contained herein.
10) LAPIS Semiconductor has used reasonable care to ensure the accuracy of the information contained in this document. However, LAPIS Semiconductor does not warrant that such information is error-free and LAPIS Semiconductor shall have no responsibility for any damages arising from any inaccuracy or misprint of such information.
11) Please use the Products in accordance with any applicable environmental laws and regulations, such as the RoHS Directive. For more details, including RoHS compatibility, please contact a ROHM sales office. LAPIS Semiconductor shall have no responsibility for any damages or losses resulting non-compliance with any applicable laws or regulations.
12) When providing our Products and technologies contained in this document to other countries, you must abide by the procedures and provisions stipulated in all applicable export laws and regulations, including without limitation the US Export Administration Regulations and the Foreign Exchange and Foreign Trade Act.
13) This document, in part or in whole, may not be reprinted or reproduced without prior consent of LAPIS Semiconductor.

Copyright 2011-2015 LAPIS Semiconductor Co., Ltd.

## LAPIS Semiconductor Co.,Ltd.


[^0]:    ${ }^{*^{1}}$ : CPU operating rate is 100\% (No HALT state).

