

Super High-speed 1T 8051 Core Flash MCU, 32 Kbytes Flash, 4 Kbytes SRAM, 1 Kbytes Independent LDROM, 12-bit 1M High-speed ADC, 1 Analog Comparator, LCD/LED Driver, 12-bit PWM, 5 Timers, MDU, UART, USCI, CRC Check Module

### 1 General Description

SC95F7517/7516/7515/7513 (hereinafter referred to as the SC95F751X) is a series of enhanced 1T 8051 core industry-standard Flash Microcontroller unit (MCU), the instruction set is compatible with the standard 80C51 series.

The SC95F751X has a Super-high-speed 1T 8051 CPU core with an operating frequency of up to 32MHz.

The SC95F751X integrates a hardware multiplier and divider and dual DPTR data pointers to accelerate data operations and movement speed. The hardware multiplier and divider does not occupy CPU cycles, and the operation is implemented by hardware, and the speed is dozens of times faster than the multiplication and division speed realized by software; dual DPTR data pointers can be used to accelerate data storage and movement.

The SC95F751X has high performance and reliability, with a wide operating voltage of 2.0V~5.5V, a super-wide operating temperature of -40°C to 105°C, and powerful 6KV ESD and 4KV EFT capabilities. Using the industry-leading eFlash process, the Flash writes more than 100,000 times, and can be stored for 100 years at room temperature.

The SC95F751X has a built-in low power consumption WDT Watchdog Timer. It has a 4-level selectable voltage LVR low voltage reset function and a system clock monitoring function. It has low power consumption capability in operation and power-down modes. Under normal operating mode: about 5.2mA@32M at 5V.

In addition, the SC95F751X integrates 32K bytes Flash ROM, 4K bytes SRAM, 1K bytes LDROM, built-in BootLoader; up to 46 GP I/O (partially gradable control), 16 IO can be externally interrupted, 5 16-bit timer, 1 analog comparator, 8-channel 12-bit dead-band complementary PWM, internal ±2% high-precision high-frequency 32/16/8/4MHz oscillator and ±4% precision low-frequency 32kHz oscillator, external 32.768kHz resources such as crystal oscillators. The SC95F751X also integrates 17 channels 12-bit high-precision 1M high-speed ADC with 1.024V/2.048V reference voltage function. 1 UART, 3 USCI (UART/IIC/SPI), built-in LCD/LED hardware driver. So many functions are integrated in the SC95F751X, which can reduce the number of peripheral components of the system and save board space and system cost.

The SC95F751X is very convenient for development and debugging, with ISP (In-System Programming), ICP (In-Circuit Programming) and IAP (In-Application Programming) . Allow the chip to debug and upgrade the program memory directly on the circuit board when the chip is online or powered.

The SC95F751X has very excellent anti-jamming performance, high reliability, large resources, multiple interfaces, low power consumption, high efficiency, etc. It is very suitable for Intelligent House System, industrial control, Internet of Things (IoT), medical, wearable devices, Consumer goods and other application areas.

Page 1 of 242 V1.0



Super High-speed 1T 8051 Core Flash MCU, 32 Kbytes Flash, 4 Kbytes SRAM, 1 Kbytes Independent LDROM, 12-bit 1M High-speed ADC, 1 Analog Comparator, LCD/LED Driver, 12-bit PWM, 5 Timers, MDU, UART, USCI, CRC Check Module

### 2 Features

### **Operating Conditions**

- 2.0V~5.5V Vcc Voltage Range
- -40°C ~ +105°C Temperature Range

#### **ESD&EFT**

- ESD 6KV
- EFT 4KV

### **Package**

- 28 PIN: SOP28 / TSSOP28
- 32 PIN: LQFP32 (7X7) / QFN32 (5X5)
- 44 PIN: LQFP44 (10X10)
- 48 PIN: LQFP48 (7X7) / QFN48 (7X7)

#### **CPU**

- Super-high-speed 1T 8051 core
- The instruction set compatible with 8051
- The execution speed is about twice that of other 1T 8051
- Double data pointers (DPTRs)

#### **Memories**

- 32K bytes Flash ROM
  - Divided into 64 sectors
  - 512 bytes per sector
  - Can be rewritten 100,000 times
  - lacktriangle The data written-in has more than 100-year preservation life in the ambient temperature of 25  $^{\circ}$ C
- IAP (In Application Programming): The area allowed IAP operation in Flash can be set to 1/2/4/32K by Customer Option.
- Encryption: APROM and LDROM can be encrypted to ensure that the program code cannot be read

Page 2 of 242 V1.0



### Super High-Speed Low Power Consumption Flash MCU

- BootLoader: Built-in 1K bytes LDROM
- Unique ID: 96 bit unique ID memory
- SRAM: Internal 256 bytes + external 4K bytes + PWM&LCD RAM 80 bytes

### Flash Programming and Emulation

2-wire JTAG programming and emulation interface

#### **Clock Source**

- Built-in high frequency 32MHz oscillator (HRC)
  - The system clock frequency (fsys) of the IC can be selected and set by the programmer as: 32/16/8/4MHz
  - Frequency Error:
  - ♦ Within ±1% @ -10 ~ 85°C
  - ♦ Within ±2% @ -40 ~ 105°C
  - The system clock can be automatically calibrated by 32.768kHz external crystal oscillator, after calibration HRC accuracy can be infinitely close to the accuracy of external 32.768kHz crystal oscillator.
- Built-in low-frequency crystal oscillator circuit: 32k oscillator can be connected externally as a Base Timer clock source.
- Built-in low-frequency 32kHz oscillator (LRC): used as the clock source for Base Timer and WDT.

### Low-voltage Reset (LVR)

 4 options of reset voltage: 4.3/3.7/ 2.9/1.9V, the default value can be selected by the Customer Customer Option

### Interrupts (INT)

- Up to 16 interrupt sources including Timer0~Timer4, INT0~2, ADC, PWM, UART, USCI0~2, Base Timer, CMP
- Three external interrupt vectors shared by 16 external interrupt I/Os, which can be defined in rising-edge, falling-edge or double-edge trigger mode.
- Two-level interrupt priority capability

### **Digital Peripheral**

- GPIO
  - Up to 46 bidirectional independently controllable I/O ports, independent setting of pull-up resistors
  - All I/Os have large sink current drive capability (50mA)
- Built-in WDT, optional clock frequency division ratio

Page 3 of 242 V1.0



### Super High-Speed Low Power Consumption Flash MCU

- 5 Timers: Timer0~4
- 8-channel 12-bit PWM
  - Can be set to independent mode or complementary mode: 8 channels of PWM in the independent mode, the duty cycle can be set separately
  - In complementary mode, four sets of complementary PWM waveforms with dead zones can be output simultaneously
  - The output waveform can be reversed and can be set to center-aligned or edge-aligned
  - Fault detection mechanism
- One independent UART communication port UART0
- Three UART/SPI/TWI communication interfaces (USCI)
- Integrated with 16 \* 16-bit hardware Multiplier-Divide Unit (MDU)
- Built-in CRC check module
- LCD/LED driver
  - Choose one of two LCD/LED drive functions, share registers and I/O ports
  - LED driver: 8 X 28, 6 X 26, 5 X 27, or 4X 28 segments, LED segment port (P0~P3) source drive capability is selectable in four levels
  - LCD driver: 8 X 28, 6 X 26, 5 X 27, or 4X 28 segments

### **Analog Peripheral**

- 17-channel 12-bit high-speed ADC
  - 1MHz sampling clock
  - The ADC reference voltages is optional:
  - ◆ Internal 2.048V
  - Internal 1.024V
  - ♦ VDD
  - One internal channel can measure the voltage of the power supply
- 1 Analog Comparator
  - 4-channel input and 1-channel reference voltage input
  - 16-level optional comparison voltage

### **Power Saving Mode**

Normal Mode: current consumption is as low as 5.2mA (V<sub>DD</sub>=5V, fsys=32MHz)

Page 4 of 242 V1.0



- IDLE Mode: current consumption is as low as 2.5mA (VDD=5V), can be woken up by any interrupt
- STOP Mode: can be woken up by INT0~2 and Base Timer

Page 5 of 242 V1.0



## Naming Rules for 95 Series Products

Name	SC	95	F	7	5	1	7	Х	Р	48	R
S/R	1	2	3	4	(5)	6	7	8	9	100	(11)

S/R	Meaning
1)	SinOne Chip abbreviation
2	Name of product series
3	Product Type (F: Flash MCU)
4	Serial Number: 7: GP Series, 8: TK series
(5)	ROM Size: 1 for 2K, 2 for 4K, 3 for 8K, 4 for 16K, 5 for 32K and 6 for 64K
6	Subseries Number.: 0 ~ 9, A ~ Z
7	Number of Pins: 0: 8pin, 1: 16pin,2: 20pin,3: 28pin,5: 32pin,6: 44pin,7: 48pin,8: 64pin,9: 100pin
8	Package Type: (D: DIP; M: SOP; X: TSSOP; F: QFP; P: LQFP; Q: QFN; K: SKDIP)
9	Number of Pins.
(10)	Number of Pins.
11)	Packaging Mode: (U: Tube; R: Tray; T: Reel)

Page 6 of 242 V1.0



# **Ordering Information**

PRODUCT ID	PACKAGE	PACK
SC95F7513M28U	SOP28	TUBE
SC95F7513X28U	TSSOP28	TUBE
SC95F7515Q32R	QFN32(5X5)	TRAY
SC95F7515P32R	LQFP32(7X7)	TRAY
SC95F7516P44R	LQFP44(10X10)	TRAY
SC95F7517Q48R	QFN48(7X7)	TRAY
SC95F7517P48R	LQFP48(7X7)	TRAY

Page 7 of 242 V1.0

### **Contents**

1 GENERAL DESCRIPTION	1
2 FEATURES	2
NAMING RULES FOR 95 SERIES PRODUCTS	6
ORDERING INFORMATION	7
CONTENTS	8
3 PIN DESCRIPTION	12
3.1 48/44 Pin Configuration	
3.1.1 48/44 Pin Definition	14
3.2 32/28 Pin Configuration	21
3.2.1 32/28 Pin Definition	22
4 INNER BLOCK DIAGRAM	28
5 MEMORY ORGANIZATION	29
5.1 Flash ROM	
5.1.1 Flash ROM Sectors	29
5.2 In Application Programming (IAP)	30
5.2.1 IAP Operation Related Registers	
5.3 BootLoader	39
5.3.1 BootLoader Mode operation related registers	39
5.4 Encryption	44
5.5 Unique ID (Unique ID) Area	44
5.5.1 Unique ID Read Operating Demo Program In C Language	45
5.6 Programming	45
5.7 Customer Option Area (User Programming Settings)	48
5.7.1 Customer-Option-related Registers Operation Instructions	52
5.8 SRAM	53
5.8.1 Internal 256 Bytes SRAM	55
6 SPECIAL FUNCTION REGISTER (SFR)	57
6.1 SFR Mapping	57
6.2 Register Summary	58
7 POWER, RESET AND SYSTEM CLOCK	65
7.1 Power Circuit	
7.2 Power-on Reset	
7.2.1 Reset Stage	



## **Super High-Speed Low Power Consumption Flash MCU**

7.2.3 Normal Operation Stage	65
7.3 Reset Modes	65
7.3.1 External Reset	66
7.3.2 Low-voltage Reset LVR	66
7.3.3 Power-on Reset (POR)	
7.3.4 Watchdog Reset (WDT)	
7.3.6 Register Reset Value	
7.4 High-speed RC Oscillator	73
7.4.1 24MHz HRC Switch	76
7.5 Low-speed RC Oscillator and Low-speed Clock Timer	76
7.6 Power Saving Modes	79
8 CPU AND INSTRUCTION SET	81
8.1 CPU	81
8.2 Addressing Mode	81
8.2.1 Immediate Addressing	81
8.2.2 Direct Addressing	81
8.2.3 Indirect Addressing	
8.2.4 Register Addressing 8.2.5 Relative 8	
8.2.6 Indexed Addressing	
8.2.7 Bits Addressing	
8.3 Introduction of Common Special Function Registers of 8051 Core	82
Program Counter PC	82
Accumulator ACC (E0H)	82
B Register (F0H)	
Stack Pointer SP (81H)	
9 INTERRUPTS	
9.1 Interrupt Source and Vector	_
9.2 Interrupt Structure Diagram	
9.3 Interrupt Priority	
9.4 Interrupt Processing Flow	
9.5 Interrupt-related SFR Registers	
10 TIMER/COUNTER TO AND T1	
10.1 T0 and T1-related Registers	
10.2 T0 Operating Modes	
10.3 T1 Operating Mode	
11 TIMER/COUNTER T2/T3/T4	
11.1 T2/3/4-related Registers	
11.2 Timer2	
11.3 Timer3	117
11.4 Timer4	120



## Super High-Speed Low Power Consumption Flash MCU

11.5 T2/3/4 Operating Modes	122
11.5.1 T2 Operating Modes	123
11.5.2 T3 Operating Mode	127
11.5.3 T4 Operating Mode	
12 MULTIPLIER-DIVIDER UNIT (MDU)	
13 PWM	
13.1 PWM Structure Diagram	
13.2 PWM General Configuration Register	
13.2.1 PWM General Configuration Register	
13.3 PWM Independent Mode	143
13.3.1 PWM Independent Mode Block Diagram	
13.4 PWM Complementary Model	146
13.4.1 PWM Block Diagram of Complementary Mode	146 148
13.5 PWM Waveforms and Directions	149
14 GENERAL-PURPOSE I/O (GPIO)	151
14.1 GPIO Structure Diagram	151
14.2 I/O Port-related Registers	153
15 LCD/LED DISPLAY DRIVER	163
15.1 LCD/LED Display Drive-related Registers	163
15.2 LCD/LED Display RAM Configuration	167
15.3 LCD Waveform	169
15.3.1 1/3Bias LCD Waveform	
15.4 LED Waveform	172
15.5 LCD/LED Example	172
15.5.1 LCD Configuration Demo Program	
16 SERIAL INTERFACE (UART0)	174
16.1 Baud Rate of Serial Communication	176
17 SPI/TWI/UART SERIAL INTERFACE (USCI)	177
17.1 SPI	
17.1.1 SPI Operation Related Registers 17.1.2 Signal Description 17.1.3 Operating Modes 17.1.4 Transfer Form 17.1.5 Error Detection	
17.2 TWI	187




## Super High-Speed Low Power Consumption Flash MCU

17.2.1 Signal Description	193
17.2.2 Slave Operating Mode	193
17.2.3 Slave Mode Operation Steps	
17.2.4 Master Mode	
17.2.5 Master Mode Operation Steps	
17.3 Serial Interface (UART)	200
18 HIGH-SPEED ANALOG-TO-DIGITAL CONVERTER (ADC)	204
18.1 ADC-related Registers	204
18.2 ADC Conversion Steps	210
19 ANALOG COMPARATOR	212
19.1 Block Diagram of Analog Comparator	212
20 CRC MODULE	216
20.1 CRC Check Operation Related Registers	217
21 ELECTRICAL CHARACTERISTICS	
21.1 Absolute Maximum Ratings	223
21.2 Recommended Operating Conditions	223
21.3 Flash ROM Characteristics	223
21.4 LVR Characteristics	224
21.5 DC Characteristics	224
21.6 AC Characteristics	228
21.7 ADC Characteristics	229
21.8 Analog Comparator Characteristics	230
22 PACKAGE INFORMATION	232
23 REVISION HISTORY	242



## 3 Pin Description


### 3.1 48/44 Pin Configuration



SC95F7517 Pin Diagram

Page 12 of 242 V1.0





SC95F7516 Pin Diagram

Page 13 of 242 V1.0



### 3.1.1 48/44 Pin Definition

Pin nı	umber		_	
48	44	Pin Name	Туре	Description
1	1	P0.2/T0/S22	I/O	P0.2: GPIO P0.2  T0: Timer/Counter 0 External Input  S22: LCD/LED SEG22
2	2	P0.3/T1/S23	I/O	P0.3: GPIO P0.3  T1: Timer/Counter 1 External Input  S23: LCD/LED SEG23
3	3	P0.4/INT04/T2EX/USCK0/S24	I/O	P0.4: GPIO P0.4  INT04: Input 4 of external interrupt 0  T2EX: External Capture for Timer2  USCK0: USCI0 SCK  S24: LCD/LED SEG24
4	4	P0.5/INT05/T2/USTX0/S25	I/O	P0.5: GPIO P0.5  INT05: Input 5 of external interrupt 0  T2: Timer/Counter 2 External Input  USTX0: USCI0 MOSI/SDA/TX  S25: LCD/LED SEG25
5	5	P0.6/INT06/USRX0/S26	I/O	P0.6: GPIO P0.6  INT06: Input 6 of external interrupt 0  USRX0: USCI0 MISO/RX  S26: LCD/LED SEG26
6	6	P0.7/INT07/S27	I/O	P0.7: GPIO P0.7

Page 14 of 242 V1.0



				INT07: Input 7 of external interrupt 0
				S27: LCD/LED SEG27
7	7	vss	Power	Ground
8	8	P5.0/PWM50/OSCI	I/O	P5.0: GPIO P5.0 PWM50: PWM50 output
				OSCI: External 32KHz crystal oscillator input
9	9	P5.1/PWM51/OSCO	I/O	P5.1: GPIO P5.1  PWM51: PWM51 output  OSCO: External 32KHz crystal oscillator output
10	10	P5.2/PWM52/RST	I/O	P5.2: GPIO P5.2  PWM52: PWM52 output  RST: Reset Pin
11	11	P5.3/PWM53	I/O	PWM53: PWM53 output P5.3: GPIO P5.3
12	-	P5.4	I/O	P5.4: GPIO P5.4
13	•	P5.5	I/O	P5.5: GPIO P5.5
14	-	P4.7	I/O	P4.7: GPIO P4.7
15	-	P4.6	I/O	P4.6: GPIO P4.6
16	12	VDD	Power	Power
17	13	P4.5/USRX2/FLT	I/O	P4.5: GPIO P4.5 USRX2: USCI2 MISO/RX

Page 15 of 242 V1.0



				FLT: PWM fault detection input pin
18	14	P4.4/USTX2/CMPR	I/O	P4.4: GPIO P4.4  USTX2: USCI2 MOSI/SDA/TX  CMPR: Comparator Reference Voltage Input
19	15	P4.3/INT13/USCK2/PWM43/CMP3/AIN 15	I/O	P4.3: GPIO P4.3 INT13: Input 3 of external interrupt 1 USCK2: USCI2 SCK PWM43: PWM43 output CMP3: Analog Comparator Input Channel 3 AIN15: ADC Input Channel 15
20	16	P4.2/INT12/PWM42/CMP2/AIN14	I/O	P4.2: GPIO P4.2 INT12: Input 2 of external interrupt 1 PWM42: PWM42 output CMP2: Analog Comparator Input Channel 2 AIN14: ADC Input Channel 14
21	17	P4.1/INT11/PWM41/CMP1/AIN13	I/O	P4.1: GPIO P4.1 INT11: Input 1 of external interrupt 1 PWM41: PWM41 output CMP1: Analog Comparator Input Channel 1 AIN13: ADC Input Channel 13
22	18	P4.0/INT10/PWM40/CMP0/AIN12	I/O	P4.0: GPIO P4.0 INT10: Input 0 of external interrupt 1 PWM40: PWM40 output

Page 16 of 242 V1.0



				CMP0: Analog Comparator Input Channel 0 AIN12: ADC Input Channel 12
23	19	P3.7/AIN11/C7	I/O	P3.7: GPIO P3.7  AIN11: ADC Input Channel 11  C7: LCD/LED common output 7
24	20	P3.6/AIN10/C6	I/O	P3.6: GPIO P3.6  AIN10: ADC Input Channel 10  C6: LCD/LED common output 6
25	21	P3.5/AIN9/C5	I/O	P3.5: GPIO P3.5  AIN9: ADC Input Channel 9  C5: LCD/LED common output 5
26	22	P3.4/AIN8/C4	I/O	P3.4: GPIO P3.4  AIN8: ADC Input Channel 8  C4: LCD/LED common output 4
27	23	P3.3/S0/C3	I/O	P3.3: GPIO P3.3 S0: LCD/LED SEG0 C3: LCD/LED common output 3
28	24	P3.2/S1/C2	I/O	P3.2: GPIO P3.2 S1: LCD/LED SEG1 C2: LCD/LED common output 2
29	25	P3.1/S2/C1	I/O	P3.1: GPIO P3.1 S2: LCD/LED SEG2 C1: LCD/LED common output 1

Page 17 of 242 V1.0



30	26	P3.0/S3/C0	I/O	P3.0: GPIO P3.0 S3: LCD/LED SEG3 C0: LCD/LED common output 0
31	27	P1.0/S4	I/O	P1.0: GPIO P1.0 S4: LCD/LED SEG4
32	28	P1.1/USRX1/S5/tCK	I/O	P1.1: GPIO P1.1  USRX1: USCI1 MISO/RX  S5: LCD/LED SEG5  tCK: Programming and Emulation Clock Pin
33	29	P1.2/USCK1/S6	I/O	P1.2: GPIO P1.2 USCK1: USCI1 SCK S6: LCD/LED SEG6
34	30	P1.3/USTX1/S7/tDIO	I/O	P1.3: GPIO P1.3  USTX1: USCI1 MOSI/SDA/TX  S7: LCD/LED SEG7  tDIO: Programming and Emulation Data Pin
35	31	P1.4/INT14/AIN0/S8	I/O	P1.4: GPIO P1.4  INT14: Input 4 of external interrupt 1  AIN0: ADC Input Channel 0  S8: LCD/LED SEG8
36	32	P1.5/INT15/AIN1/S9	I/O	P1.5: GPIO P1.5 INT15: Input 5 of external interrupt 1 AIN1: ADC Input Channel 1

Page 18 of 242 V1.0



				S9: LCD/LED SEG9
37	33	P1.6/INT16/AIN2/S10	I/O	P1.6: GPIO P1.6
				INT16: Input 6 of external interrupt 1
				AIN2: ADC Input Channel 2
				S10: LCD/LED SEG10
38	34	P1.7/INT17/AIN3/S11	I/O	P1.7: GPIO P1.7
				INT17: Input 7 of external interrupt 1
				AIN3: ADC Input Channel 3
				S11: LCD/LED SEG11
39	35	P2.0/INT20/RX0/AIN4/S12	I/O	P2.0: GPIO P2.0
				INT20: Input 0 of external interrupt 2
				RX0: UART0 Receiver
				AIN4: ADC Input Channel 4
				S12: LCD/LED SEG12
40	36	P2.1/INT21/TX0/AIN5/S13	I/O	P2.1: GPIO P2.1
				INT21: Input 1 of external interrupt 2
				TX0: UART0 Transmitter
				AIN5: ADC Input Channel 5
				S13: LCD/LED SEG13
41	37	P2.2/INT22/AIN6/S14	I/O	P2.2: GPIO P2.2
				INT22: Input 2 of external interrupt 2
				AIN6: ADC Input Channel 6
				S14: LCD/LED SEG14
42	38	P2.3/INT23/AIN7/S15	I/O	P2.3: GPIO P2.3
				INT23: Input 3 of external interrupt 2

Page 19 of 242 V1.0




# Super High-Speed Low Power Consumption Flash MCU

				AIN7: ADC Input Channel 7 S15: LCD/LED SEG15
43	39	P2.4/S16	I/O	P2.4: GPIO P2.4 S16: LCD/LED SEG16
44	40	P2.5/S17	I/O	P2.5: GPIO P2.5 S17: LCD/LED SEG17
45	41	P2.6/S18	I/O	P2.6: GPIO P2.6 S18: LCD/LED SEG18
46	42	P2.7/S19	I/O	P2.7: GPIO P2.7 S19: LCD/LED SEG19
47	43	P0.0/S20	I/O	P0.0: GPIO P0.0 S20: LCD/LED SEG20
48	44	P0.1/S21	I/O	P0.1: GPIO P0.1 S21: LCD/LED SEG21

Page 20 of 242 V1.0

### 3.2 32/28 Pin Configuration



SC95F7515 Pin Diagram

Page 21 of 242 V1.0



			1
S26/USRX0/INT06/P0.6	1	O 28	P0.5/INT05/T2/USTX0/S25
S27/INT07/P0.7	2	27	P0.4/INT04/T2EX/USCK0/S24
vss 🗆	3	26	P2.7/S19
VDD	4	25	P2.6/S18
FLT/USRX2/P4.5	5	24	P2.5/S17
CMPR/USTX2/P4.4	6	C 23	P2.4/S16
AIN15/CMP3/PWM43/USCK2/INT13/P4.3	7	95 22	P2.3/INT23/AIN7/S15
AIN14/CMP2/PWM42/INT12/P4.2	8	SC95F7513	P2.2/INT22/AIN6/S14
AIN13/CMP1/PWM41/INT11/P4.1	9	$\frac{3}{\omega}$ 20	P2.1/INT21/TX0/AIN5/S13
AIN12/CMP0/PWM40/INT10/P4.0	10	19	P2.0/INT20/RX0/AIN4/S12
C3/S0/P3.3	11	18	P1.3/USTX1/S7/tDIO
C2/S1/P3.2	12	17	P1.2/USCK1/S6
C1/S2/P3.1	13	16	P1.1/USRX1/S5/tCK
C0/S3/P3.0	14	15	P1.0/S4

SC95F7513 Pin Diagram

### 3.2.1 32/28 Pin Definition

	in nber	Pin Name	Type	Description			
32	28						
1	27	P0.4/INT04/T2EX/USCK0/S24	I/O	P0.4: GPIO P0.4			
				INT04: Input 4 of external interrupt 0			
				T2EX: External Capture for Timer2			
				USCK0: USCI0 SCK			
				S24: LCD/LED SEG24			

Page 22 of 242 V1.0



2	28	P0.5/INT05/T2/USTX0/S25	I/O	P0.5: GPIO P0.5
				INT05: Input 5 of external interrupt 0
				T2: Timer/Counter 2 external input
				USTX0: USCI0 MOSI/SDA/TX
				S25: LCD/LED SEG25
3	1	P0.6/INT06/USRX0/S26	I/O	P0.6: GPIO P0.6
				INT06: Input 6 of external interrupt 0
				USRX0: USCI0 MISO/RX
				S26: LCD/LED SEG26
4	2	P0.7/INT07/S27	I/O	P0.7: GPIO P0.7
				INT07: Input 7 of external interrupt 0
				S27: LCD/LED SEG27
5	3	VSS	Power	Ground
6	-	P5.0/PWM50/OSCI	I/O	P5.0: GPIO P5.0
				PWM50: PWM50 output
				OSCI: 32k oscillator input
7	-	P5.1/PWM51/OSCO	I/O	P5.1: GPIO P5.1
				PWM51: PWM51output
				OSCO: 32k oscillator output
8	-	P5.2/PWM52/RST	I/O	P5.2: GPIO P5.2
				PWM52: PWM52 output
				RST: Reset pin
9	-	P5.3/PWM53	I/O	PWM53: PWM53 output
				P5.3: GPIO P5.3

Page 23 of 242 V1.0



10	4	VDD	Power	Power
11	5	P4.5/USRX2/FLT	I/O	P4.5: GPIO P4.5  USRX2: USCI2 MISO/RX  FLT: PWMFault detection input
12	6	P4.4/USTX2/CMPR	I/O	P4.4: GPIO P4.4 USTX2: USCI2 的 MOSI/SDA/TX CMPR: Comparator voltage reference input
13	7	P4.3/INT13/USCK2/PWM43/CMP3/AIN15	I/O	P4.3: GPIO P4.3 INT13: Input 3 of external interrupt 1 USCK2: USCI2 SCK PWM43: PWM43 output CMP3: Analog comparator input channel 3 AIN15: ADC input channel 15
14	8	P4.2/INT12/PWM42/CMP2/AIN14	I/O	P4.2: GPIO P4.2 INT12: Input 2 of external interrupt 1 PWM42: PWM42 output CMP2: Analog comparator input channel 2 AIN14: ADC input channel 14
15	9	P4.1/INT11/PWM41/CMP1/AIN13	I/O	P4.1: GPIO P4.1 INT11: Input 1 of external interrupt 1 PWM41: PWM41 output CMP1: Analog comparator input channel 1 AIN13: ADC input channel 13
16	10	P4.0/INT10/PWM40/CMP0/AIN12	I/O	P4.0: GPIO P4.0

Page 24 of 242 V1.0



				INT10: Input 0 of external interrupt 1
				PWM40: PWM40 output
				CMP0: Analog comparator input channel 0
				AIN12: ADC input channel 12
17	11	P3.3/S0/C3	I/O	P3.3: GPIO P3.3
				S0: LCD/LED SEG0
				C3: LCD/LED common output 3
18	12	P3.2/S1/C2	I/O	P3.2: GPIO P3.2
				S1: LCD/LED SEG1
				C2: LCD/LED common output 2
19	13	P3.1/S2/C1	I/O	P3.1: GPIO P3.1
				S2: LCD/LED SEG2
				C1: LCD/LED common output 1
20	14	P3.0/S3/C0	I/O	P3.0: GPIO P3.0
				S3: LCD/LED SEG3
				C0: LCD/LED common output 0
21	15	P1.0/S4	I/O	P1.0: GPIO P1.0
				S4: LCD/LED SEG4
22	16	P1.1/USRX1/S5/tCK	I/O	P1.1: GPIO P1.1
				USRX1: USCI1 MISO/RX
				S5: LCD/LED SEG5
				tCK: Programming and Emulation Clock Pin
23	17	P1.2/USCK1/S6	I/O	P1.2: GPIO P1.2
				USCK1: USCI1 SCK
			Ī	j

Page 25 of 242 V1.0



				S6: LCD/LED SEG6
24	18	P1.3/USTX1/S7/tDIO	I/O	P1.3: GPIO P1.3
				USTX1: USCI1 MOSI/SDA/TX
				S7: LCD/LED SEG7
				tDIO: Programming and Emulation Data Pin
25	19	P2.0/INT20/RX0/AIN4/S12	I/O	P2.0: GPIO P2.0
				INT20: Input 0 of external interrupt 2
				RX0: UART0 Receiver
				AIN4: ADC input channel 4
				S12: LCD/LED SEG12
26	20	P2.1/INT21/TX0/AIN5/S13	I/O	P2.1: GPIO P2.1
				INT21: Input 1 of external interrupt 2
				TX0: UART0 Transimitter
				AIN5: ADC input channel 5
				S13: LCD/LED SEG13
27	21	P2.2/INT22/AIN6/S14	I/O	P2.2: GPIO P2.2
				INT22: Input 2 of external interrupt 2
				AIN6: ADC input channel 6
				S14: LCD/LED SEG14
28	22	P2.3/INT23/AIN7/S15	I/O	P2.3: GPIO P2.3
				INT23: Input 3 of external interrupt 2
				AIN7: ADC input channel 7
				S15: LCD/LED SEG15
29	23	P2.4/S16	I/O	P2.4: GPIO P2.4

Page 26 of 242 V1.0




				S16: LCD/LED SEG16
30	24	P2.5/S17	I/O	P2.5: GPIO P2.5
				S17: LCD/LED SEG17
31	25	P2.6/S18	I/O	P2.6: GPIO P2.6
				S18: LCD/LED SEG18
32	26	P2.7/S19	I/O	P2.7: GPIO P2.7
				S19: LCD/LED SEG19

Page 27 of 242 V1.0



## 4 Inner Block Diagram




SC95F751X BLOCK DIAGRAM

Page 28 of 242 V1.0



### **5 Memory Organization**

The structure of the SC95F751X's Flash ROM and SRAM are shown as follows:



Flash ROM and SRAM structure diagram

### 5.1 Flash ROM

The SC95F751X has 32K bytes of Flash ROM, the address is  $(00)0000H \sim (00)7FFFH$ , "00" in brackets is the extended address, which is set by the IAPADE register. Flash ROM can be programmed and erased by SC LINK provided by SinOne. The characteristics of this 32K bytes Flash ROM are as follows:


- 1 Divided into 64 sectors
- 2 512 bytes per sector
- (3) Can be rewritten 100,000 times
- The data written-in has more than 100-year preservation life in the ambient temperature of 25℃
- (5) Support IAP (In Application Programming).

### 5.1.1 Flash ROM Sectors

The SC95F751X has 32K bytes of Flash ROM divided into 64 sectors, each sector is 512 bytes, the sector to which the target address belongs will be forcibly erased by the programmer during writing, and then write data; When the user writes, must erasing it before writing.

Page 29 of 242 V1.0






SC95F751X 32K bytes Flash ROM Sectors

### 5.2 In Application Programming (IAP)

The chart below indicates that the area allowed IAP operation in Flash can be set to 1/2/4/32K by Customer Option. The user must erase the target sector before writing. Each sector area is 512 bytes. The Flash ROM is divided into 64 sectors from (00)0000H to (00)7FFFH. "00" in brackets is the extended address, which is set by the IAPADE register:



SC95F751X 32K bytes Flash ROM Sectors

Note: During the IAP operation, the program counter will holded until the operation is completed.

### 5.2.1 IAP Operation Related Registers

OP\_CTM1 (C2H@FFH) Customer Option Register 1(Read/write)

Page 30 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	VREFS[1: 0]		-	DISJTG	IAPS[1: 0]		-	1
R/W	R/W	R/W	-	R/W	R/W	R/W	-	-
POR	n	n	х	n	n	n	x	х

Bit Number	Bit Mnemonic	Description
3~2	IAPS[1: 0]	IAP spatial range selection
		00: The last 1K Flash ROM allows IAP operation
		01: Last 2K Flash ROM allows IAP operation
		10: Last 4K Flash ROM allows IAP operation
		11: Full Flash ROM allows IAP operation
		Note: The above setting items are invalid in BootLoader mode. The BootLoader program can perform IAP operation on the entire Flash ROM area.

### IAP Operation Related Register Description:

Symbol	Address	Description	7	6	5	4	3	2	1	0	POR
IAPKEY	F1H	Data protection register		IAPKEY[7: 0]							00000000b
IAPADL	F2H	IAP write address low register	IAPADR[7: 0]							00000000b	
IAPADH	F3H IAP write address IAPADR[15: 8] high register							00000000b			

Page 31 of 242 V1.0



IAPADE	F4H	IAP write to extended address register		IAPADER[7: 0]					00000000b	
IAPDAT	F5H	IAP data register	IAPDAT[7: 0]							0000000b
IAPCTL	F6H	IAP control register	- ERAS SERAS PRG - BTLD CMD[1: 0]					x000x000b		

### IAPKEY (F1H) Data Protection Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0	
Bit Mnemonic		IAPKEY[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

Bit Number	Bit Mnemonic	Description
7~0	IAPKEY[7: 0]	Open IAP function and operation time limit setting
		Write a value n greater than or equal to 0x40, which represents:
		① Enable the IAP function;
		② If no IAP write command is received after n system clocks, the IAP function is turned off again.

### IAPADL (F2H) IAP Write Address Low Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic				IAPAD	R[7: 0]			

Page 32 of 242 V1.0



| R/W |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| POR | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit Number	Bit Mnemonic	Description
7~0	IAPADR[7: 0]	IAP writes the lower 8 bits of the address

### IAPADH (F3H) IAP Write Address High Register (read/write)

Bit number	7	6	5	4	3	2	1	0	
Bit Mnemonic		IAPADR[15: 8]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

Bit Number	Bit Mnemonic	Description
7~0	IAPADR[15: 8]	IAP writes the higher 8 bits of the address

### IAPADE (F4H) IAP Write to Extended Address Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic				IAPADE	ER[7: 0]			

Page 33 of 242 V1.0



| R/W |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| POR | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit Number	Bit Mnemonic	Description
7~0	IAPADER[7: 0]	IAP extended address:  0x00: Both MOVC and IAP are for Flash ROM  0x01: The read operation is performed on the Unique ID area, and the erase/write operation is not allowed, otherwise it may cause an exception!  Other: reserved

### IAPDAT (F5H) IAP Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0	
Bit Mnemonic		IAPDAT[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

Bit number	Bit Mnemonic	Description
7~0	IAPDAT	Data written by IAP

### IAPCTL (F6H) IAP Control register (Read/Write)

Page 34 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	ERASE	SERASE	PRG	-	BTLD	CMD[	[1: 0]
R/W	-	R/W	R/W	R/W	-	R/W	R/W	R/W
POR	х	0	0	0	х	0	0	0

Bit number	Bit Mnemonic	Description
5	SERASE	Sector Erase(Sector Erase)control bit  0: No operation  1: Set CMD[1: 0]=10 after setting "1", then enter the Flash ROM sector erase operation, the specified sector of Flash ROM will be erased
2	PRG BTLD	Program control bits  0: No operation  1: After setting "1" and then configuring CMD[1: 0]=10, enter the Flash ROM write operation, and the data in the IADPDA register will be written to the specified Flash ROM address  BootLoader control bit  0: The program starts to run from the main program area (main program)
		after Reset;  1: The program starts to run from the BootLoader area after Reset
1~0	CMD[1: 0]	IAP Command enable control bit  10: Perform write or sector erase operation commands  Others: reserved  Note:  1. After SERASE / PRG set to "1", CMD[1: 0]=10 must be configured, the corresponding operation will start to execute

Page 35 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

Only one IAP operation can be performed at a time, so ERASE / SERASE / PRG can only have one bit set 1 at the same time
Be sure to add at least 8 NOP instructions after the IAP operation statement to ensure that the subsequent instructions can be executed normally after the IAP operation is completed

### 5.2.2 IAP Operating Demo Program In C Language

The header files shared by the following routines are as follows:

```
#include "intrins.h"
unsigned int IAP_Add;
unsigned char IAP_Data;
unsigned char code * POINT =0x0000;
```

### IAP Operation: Sector erase:

\_nop\_();

\_nop\_();

```
EA = 0;
                   //Close global interrupt
IAPADE = 0x00:
                   //Expand address is 0x00, select Flash ROM
IAPADH = (unsigned char)((IAP_Add >> 8)); // Write the high-bit value of the IAP target address
IAPADL = (unsigned char)IAP_Add;
                                        // Write the low-bit value of the IAP target address
IAPKEY = 0xF0;
IAPCTL = 0x20;
                    // Set sector erase bit
|APCTL| = 0x02;
                    // Block erase
_nop_(); // Wait (at least 8 _nop_() required)
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
```

Page 36 of 242 V1.0



EA = 1;

// Open global interrupt

### SC95F7517/7516/7515/7513

#### Super High-Speed Low Power Consumption Flash MCU

IAP operation: Write data: EA = 0; // Close global interrupt IAPADE = 0X00;// Extended address is 0x00, choose Flash ROM IAPDAT = IAP\_Data; // Send data to IAP data register IAPADH = (unsigned char)((IAP\_Add >> 8)); // Write the high-bit value of the IAP target address IAPADL = (unsigned char)IAP\_Add; // Write the low-bit value of the IAP target address IAPKEY = 0xF0; // This value can be adjusted according to the actual situation; it is necessary to ensure that after this instruction is executed and before the IAPCTL is assigned, // The time interval needs to be less than 240 (0xF0) system clocks, otherwise the IAP is disabled; // Pay special attention when opening interrupt IAPCTL = 0X10;// Set the IAP write operation bit. IAPCTL = 0X02;// Execute write instruction // Wait (at least 8 nop () required) \_nop\_(); \_nop\_(); \_nop\_(); \_nop\_(); \_nop\_(); \_nop\_(); \_nop\_(); \_nop\_(); EA = 1; // Open global interrupt IAP operation: read data: EA = 0; // Close global interrupt IAPADE = 0X00;//The extended address is 0x00, selectFlash ROM IAP Data = \*( POINT+IAP Add); //Read the value of IAP\_Add toIAP\_Data EA = 1; // Open global interrupt

Page 37 of 242 V1.0



IAP Operation notes: The user must erase the target sector before writing.

Page 38 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

#### 5.3 BootLoader

The LDROM is used to store the bootLoader code. The LDROM range is  $(02)0000H \sim (02)03FFH$ , the "02" In brackets is the extended address, which is set by the IAPADE register. LDROM supports blank checking (BLANK), programming (PROGRAM), verifying (VERIFY), erasing (ERASE) and reading (READ) functions in ICP mode. The user must erase the target sector before writing LDROM. One sector is 512 bytes, and the LDROM is divided into 2 sectors:

(02)03FFh	
	512 bytes
(02)0200h	
(02)01FFh	
	512 bytes
(02)0000h	.,

SC95F751X 1K bytes LDROM Sector

#### 5.3.1 BootLoader Mode operation related registers

#### IAPKEY (F1H) Data Protection Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IAPKEY[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	IAPKEY[7: 0]	Open IAP and operation time limit setting  Write a value n greater than or equal to 0x40, which represents:  3 Enable the IAP;  4 If no IAP write command is received after n system clocks, the IAP is turned off again.

IAPADL (F2H) IAP Write Low Address Register (Read/Write)

Page 39 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IAPADR[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	IAPADR[7: 0]	IAP writes the lower 8 bits of the address

#### IAPADH (F3H) IAP Write High Address Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IAPADR[15: 8]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	IAPADR[15: 8]	IAP writes the upper 8 bits of the address

#### IAPADE (F4H) IAP Write to Extended Address Register (Read/Write)

Bit number 7 6	5	4	3	2	1	0
----------------	---	---	---	---	---	---

Page 40 of 242 V1.0



Bit Mnemonic				IAPADI	ER[7: 0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	IAPADER[7: 0]	IAP extended address:  0x00: Both MOVC and IAP are for Flash ROM  0x01: The read operation is performed on the Unique ID area, and the erase/write operation is not allowed, otherwise it may cause an exception!  Other: reserved

#### IAPDAT (F5H) IAP Data Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IAPDAT[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	IAPDAT	Data written by IAP

Page 41 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

#### IAPCTL (F6H) IAP Control Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	ERASE	SERASE	PRG	-	BTLD	СМІ	D[1: 0]
R/W	-	R/W	R/W	R/W	-	R/W	R/W	R/W
POR	х	0	0	0	х	0	0	0

Bit number	Bit Mnemonic	Description
6	ERASE	All Erase(All Erase)control bit  0: No operation  1: After setting "1", and then configure CMD[1: 0]=10, then enter the Flash ROM erase operation, 32K Flash ROM will erase all
5	SERASE	Sector Erase(Sector Erase)control bit  0: No operation  1: Set "1" and then configure CMD[1: 0]=10, then enter the Flash ROM sector erase operation, the specified sector of the Flash ROM will be erased
4	PRG	Program control bit  0: No operation  1: After setting "1" and then configuring CMD[1: 0]=10, enter the Flash ROM write operation, and the data in the IADPDA register will be written to the specified Flash ROM address
2	BTLD	BootLoader control bit  0: The program starts to run from the main program area (main program) after Reset;  1: The program starts to run from the BootLoader area after Reset

Page 42 of 242 V1.0



1~0	CMD[1: 0]	IAP command enable control bit  10: execute write or sector erase operation command  Others: reserved					
		1. After ERASE / SERASE / PRG is set to "1", CMD[1: 0]=10 must be configured, and then the corresponding operation will start  2. Only one IAP operation can be performed at a time, so the ERASE / SERASE / PRG can only have one bit set 1 at					
		the same time.  3. Be sure to add at least 8 NOP instructions after the IAP operation statement to ensure that the subsequent instructions can be executed normally after the IAP operation is completed					

#### PCON (87h) Power Management Control Register (write only, \*not readable\*)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		-	-	-	RST	-	STOP	IDL
R/W	-	-	-	-	write	-	write only	write only
POR	х	х	х	х	n	х	0	0

Bit number	Bit Mnemonic	Description
3	RST	Software reset control bit:
		Write status:
		0: The program runs normally;

Page 43 of 242 V1.0



	1: The CPU resets immediately after this bit is written to "1"

#### **Bootloader Notes:**

- 1. The user must erase the target sector before writing LDROM;
- For the specific operation method, please refer to the description document "SinOne SC95F Series BootLoader Function Implementation Application Guide" provided by SinOne.

#### 5.4 Encryption

Users can choose whether to encrypt the SC95F751X's ROM through the settings on the computer program:

- If the encryption function is disabled, users can read the last data written in APROM and LDROM by SC LINK;
- If the encryption function is enabled, the data written in APROM and LDROM will never be read from outsid. It is recommended to enable the encryption function during mass production;
- 3. The only way to release security encryption is to re-programming
- 4. The encryption has no effect on iap read and write operation
- 5. For the specific operation method, please refer to the chapter of Secure Encryption and Reading in the "SinOne Development and Mass Production Tool User Manual".

### 5.5 Unique ID (Unique ID) Area

The SC95F751X provides an independent Unique ID area. A 96-bit unique code can be pre-programmed before leaving the factory to ensure the uniqueness of the chip. The only way for the user to obtain the serial number is to read the relative address (01)0260H~(01)026BH through the IAP instruction. The Unique ID range is (01)0260H~(01)026BH, the "01" in brackets indicates the extended address which is set by the IAPADE register. The specific operation method is as follows:

#### IAPADE (F4H) IAP Write to extended address register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IAPADER[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Page 44 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

Bit number	Bit Mnemonic	Description
7~0	IAPADER[7: 0]	IAP Extended address:  0x00: Both MOVC and IAP are for Flash ROM  0x01: For the unique ID area, read and write operations are not allowed, otherwise it may cause an exception!  Other: reserved

#### 5.5.1 Unique ID Read Operating Demo Program In C Language

```
#include "intrins.h"
unsigned char UniqueID [12];//store UniqueID
unsigned char code * POINT =0x0260;
unsigned char i;
EA = 0;
                    // Disable the global interrupt
IAPADE = 0X01;
                                   // Expand address 0x01, select Unique ID area
for(i=0;i<12;i++)
    UniqueID [i]= *( POINT+i);
                                   // Read the value of UniqueID
}
IAPADE = 0X00;
                                   // Expand address 0x00, return to Code area
EA = 1;
                    // Enable global interrupt
```


## **5.6 Programming**

The SC95F751X's Flash ROM and 1K bytes LDROM can be programmed through tDIO, tCK, VDD, VSS, the specific connection relationship is as follows:

Page 45 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**



ICP mode Flash Writer programming connection diagram

tDIO、tCK is a 2-wire JTAG programming and emulation signal line. Users can configure the mode of these two ports through the Customer Option when programming:

#### **JTAG Specific Mode:**

tDIO、tCK are specific port for programming and emulation, and other functions multiplexed with it are not available. This mode is generally used in the online debugging stage, which is convenient for users to simulate and debug. After the JTAG special mode takes effect, the chip can directly enter the programming or emulation mode without powering on and off again.

#### Normal Mode (JTAG specific port is invalid):

The JTAG function is not available, and other functions multiplexed with it can be used normally. This mode can prevent the programming port from occupying the MCU pins, which is convenient for users to maximize the use of MCU resources.

Note: When the invalid configuration setting of the JTAG dedicated port is successful, the chip must be completely powered off and then on again to enter the programming or emulation mode, which will affect the programming and emulation in the live mode. Saiyuan recommends that users select the invalid configuration of the JTAG dedicated port during mass production and programming, and select the JTAG mode during the development and debugging phase.

#### JTAG mode configuration register:

#### OP\_CTM1 (C2H@FFH) Customer Option register1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	VREF	S[1: 0]	-	DISJTG	IAPS[1: 0]		-	-

Page 46 of 242 V1.0



R/W	R/W	R/W	-	R/W	R/W	R/W	-	-
POR	n	n	х	n	n	n	х	х

Bit number	Bit Mnemonic	Description
4	DISJTG	IO/JTAG port switching control  0: JTAG mode is enabled, P1.1 and P1.3 can only be used as tCK/tDIO. Recommended settings during R&D and commissioning  1: Normal mode (Normal), JTAG function is invalid. The recommended setting for the mass production burning stage.

Page 47 of 242 V1.0



### 5.7 Customer Option Area (User Programming Settings)

There is a separate Flash area inside the SC95F751X to save the customer's initial settings. This area is called Customer Option area. The user writes this part of the code inside the IC when programming the IC. When the IC is reset and initialized, it will transfer this setting to SFR as the initial setting.

Option related SFR operation instructions:

The read and write operations of Option-related SFRs are controlled by OPINX and OPREG registers. The specific location of each Option SFR is determined by OPINX, as shown in the following table:

Symbol	Address	Instructions	7	6	5	4	3	2	1	0
OP_HRC R	83H@FF H	System clock change register	OP_HRC			CR[7: 0]				
OP_CTM 0	C1H@FF H	Customer Option register 0	ENW DT			DISR ST	DISL VR	LVRS	S[1: 0]	
OP_CTM 1	C2H@FF H	Customer Option register 1	VREFS[1: 0]		-	DISJ TG	IAPS	[1: 0]	-	-

#### OP\_HRCR (83H@FFH) System Clock Change Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	OP_HRCR[7: 0]							
R/W	R/W							
POR	n	n	n	n	n	n	n	n

Bit number	Bit Mnemonic	Description
7~0	OP_HRCR[7: 0]	HRC frequency change register

Page 48 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

User can change the high-frequency oscillator frequency  $f_{HRC}$  by modifying the value of this register, and then change the system clock frequency fsys:

- The initial value of OP\_HRCR[7: 0] after power-on OP\_HRCR[s] is a fixed value to ensure that fhrc is 32MHz, OP\_HRCR[s] of each IC may be different
- When the initial value is OP\_HRCR[s], the system clock frequency fsys of the IC can be set to an accurate 32/16/8/4MHz through the Option item. When OP\_HRCR [7: 0] changes by 1, the fsys frequency changes by about 0.18%

The relationship between OP\_HRCR [7: 0] and fsys output frequency is as follows:

	T
OP_HRCR [7: 0] Value	fsys actual output frequency (32M as an example)
OP_HRCR [s]-n	32000*(1-0.18%*n)kHz
OP_HRCR [s]-2	32000*(1-0.18%*2) = 31 884.8kHz
OP_HRCR [s]-1	32000*(1-0.18%*1) = 31 942.4kHz
OP_HRCR [s]	32000kHz
OP_HRCR [s]+1	32000*(1+0.18%*1) = 32 057.6kHz
OP_HRCR [s]+2	32000*(1+0.18%*2) = 32 115.2kHz
OP_HRCR [s]+n	32000*(1+0.18%*n)kHz

#### Note:

1. The value of OP\_HRCR[7: 0] after each power-on of the IC is the value of the high-frequency oscillator frequency fhrc closest to 32MHz; the user corrects the value of HRC after each power-on to

Page 49 of 242 V1.0



allow the system clock frequency fsys of the IC to work at the user Required frequency
<ol> <li>In order to ensure the reliable operation of the IC, the maximum operating frequency of the IC should not exceed 10% of 32MHz, that is, 35.2MHz;</li> </ol>
3. Please confirm that the change of HRC frequency will not affect other functions.

#### OP\_CTM0 (C1H@FFH) Customer Option Register 0 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENWDT	ENXTL	SCLKS[1: 0]		DISRST	DISLVR	LVRS[1: 0]	
R/W	R/W	R/W	R/W		R/W	R/W	R/W	
POR	n	n	n		n	n	n	1

Bit number	Bit Mnemonic	Description
7	ENWDT	Watchdog (WDT) control bit (This bit is transferred by the system to the value set by the user Code Option)  0: WDT invalid  1: WDT valid (WDT stops counting during IAP execution)
6	ENXTL	External High-Frequency crystal oscillator selection bit  0: External 32K crystal Interface disable, P5.0 and P5.1 valid  1: External 32K crystal Interface enable, P5.0 and P5.1 invalid
5~4	SCLKS[1: 0]	System clock frequency selection bits  00: System clock frequency is HRC frequency divided by 1;  01: System clock frequency is HRC frequency divided by 2;

Page 50 of 242 V1.0



		10: System clock frequency is HRC frequency divided by 4; 11: System clock frequency is HRC frequency divided by 8;
3	DISRST	IO/RST selection bit  0: configure P5.2 as External Reset input pin  1: configure P5.2 as GPIO
2	DISLVR	LVR control bit  0: LVR valid  1: LVR invalid
1~0	LVRS [1: 0]	LVR voltage selection control  11: 4.3V reset  10: 3.7V reset  01: 2.9V reset  00: 1.9V reset

#### OP\_CTM1 (C2H@FFH) Customer Option Register 1(read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	VREFS[1: 0]		1	DISJTG	IAPS[1: 0]		-	-
R/W	R/W	R/W	-	R/W	R/W	R/W	-	-
POR	n	n	х	n	n	n	х	х

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 51 of 242 V1.0



7~6	VREFS[1: 0]	Reference voltage selection (initial value are configured by the user and loaded from Code Options)						
		00: Configure ADC VREF as VDD;						
		01: Configure ADC VREF as internal 2.048V;						
		10: Configure ADC VREF as internal 1.024V;						
		11: reserved						
4	DISJTG	IO/JTAG Port switching control						
		0: JTAG mode is enabled, P1.1 and P1.3 can only be used as tCK/tDIO						
		1: Normal mode (Normal), JTAG function is invalid.						
3~2	IAPS[1: 0]	IAP spatial range selection						
		00: The last 1K Flash ROM allows IAP operation						
		01: Last 2K Flash ROM allows IAP operation						
		10: Last 4K Flash ROM allows IAP operation						
		11: All Flash ROM allows IAP operation						

#### 5.7.1 Customer-Option-related Registers Operation Instructions

Option-related SFRs reading and writing operations are controlled by both OPINX and OPREG registers, with their respective position of Option SFR depending on OPINX and its value written to option-related SFR depending on register OPREG:

Symbol	Address	Instructions		POR
OPINX	FEH	Option pointer	OPINX[7: 0]	00000000b
OPREG	FFH	Option register	OPREG[7: 0]	nnnnnnnb

The OPINX register stores the address of the related OPTION register when operating the Option related SFR, and the OPREG register stores the corresponding value.

For example: To set ENWDT (OP\_CTM0.7) to 1, the specific operation method is as follows:

Page 52 of 242 V1.0



#### C language example:

OPINX = 0xC1; // Write the address of OP\_CTM0 to the OPINX register

OPREG  $\mid$ = 0x80; // Set 1 for OP\_CTM0.7

Assembly language example:

MOV OPINX,#C1H ; Write the address of OP\_CTM0 to the OPINX register

ORL OPREG,#80H ; Set 1 for OP\_CTM0.7

Note: It is forbidden to write any value beyond SFR address of Customer Option region into OPINX

register! Or else, it may cause abnormal system operation.

#### **5.8 SRAM**

The SRAM of the SC95F751X MCU is divided into internal 256 bytes RAM, external 4096 bytes RAM and 80 bytes PWM&LCD RAM. The address range of the internal RAM is 00H~FFH, where the high 128 bytes (address 80H~FFH) can only be indirectly addressed, and the low 128 bytes (address 00H~7FH) can be directly or indirectly addressed.

The address of the special function register SFR is also 80H~FFH. But the difference between SFR and internal high 128 bytes SRAM is: SFR register is directly addressed, while internal high 128 bytes SRAM can only be indirectly addressed.

The address of the external RAM is 0000H~0FFFH, but it needs to be addressed by the MOVX instruction.


#### 5.8.1 Internal 256 Bytes SRAM

The internal low 128 bytes SRAM area can be divided into three parts:

- ① Operating register group 0~3, address 00H~1FH, the combination of RS0 and RS1 in the program status word register PSW determines the operating register currently used, using operating register group 0~ 3 can speed up the operation;
- ② bit addressing area 20H~2FH, this area can be used as ordinary RAM or bit-wise addressing RAM; when addressing by bit, the bit address is 00H~7FH, (this The address is programmed bit by bit, which is different from the general SRAM coded by byte), which can be distinguished by instructions in the program;
- ③User RAM and stack area, after the SC95F751X is reset, the 8-bit stack pointer points to the stack area, the user needs to set the initial value.

Page 53 of 242 V1.0






Internal 256 bytes RAM structure diagram

The internal low 128 bytes RAM structure is as follows:

Page 54 of 242 V1.0





#### SRAM structure diagram

#### 5.8.2 External 4096 Bytes SRAM

External 4096 bytes RAM can be accessed through MOVX @DPTR, A; you can also use MOVX A, @Ri or MOVX @Ri, A with EXADH register to access external 4096 bytes RAM: EXADH register stores the high address of external SRAM, Ri register stores the lower 8 bits of the external SRAM.

#### EXADH (F7H) External SRAM Operation Address High Bit (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-		EXADI	H [3: 0]	

Page 55 of 242 V1.0



	POR	х	х	х	х	0	0	0	0
--	-----	---	---	---	---	---	---	---	---

Bit number	Bit Mnemonic	Description
3~0	EXADH [3: 0]	High-bit of external SRAM operation address
7~4	-	reserved

#### 5.8.3 PWM&LCD 80 Bytes SRAM

The 1000H~104FH of the RAM address are used as PWM SRAM of 80 bytes, among them:

- 1. The PWM duty cycle adjustment register occupies 1040H~104FH and can **be read and written**. For specific operation methods, refer to 13.3.2 PWM Independent Mode Duty Cycle Configuration or 13.4.2 PWM Complementary Mode Duty Cycle Configuration;
- 2. LCD/LED display RAM occupies 1000H~101BH. For specific operation method, please refer to 15 LCD/LED display driver.

Page 56 of 242 V1.0



## 6 Special Function Register (SFR)

### 6.1 SFR Mapping

The SC95F751X provides some registers equipped with special functions, called SFR. The addresses of these registers are located at 80H~FFH, some are bit-addressable, and others are not. It is very convenient for these bit addressable registers to change the value of single bit, of which the address is end up with figure "0" or "8". All SFR shall use direct addressing for addressing.

The SC95F751X SFR Map is as follows:

	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
F8h	-	-	-	BTMCON	CRCINX	CRCREG	OPINX	OPREG
F0h	В	IAPKEY	IAPADL	IAPADH	IAPADE	IAPDAT	IAPCTL	EXADH
E8h	-	EXA0	EXA1	EXA2	EXA3	EXBL	EXBH	OPERCON
E0h	ACC	-	-	-	-	-	-	-
D8h	P5	P5CON	P5PH	-	-	-	-	-
D0h	PSW	-	-	PWMCON	PWMCFG	PWMDFR	PWMFLT	PWMMOD
C8h	TXCON	TXMOD	RCAPXL	RCAPXH	TLX	THX	TXINX	WDTCON
C0h	P4	P4CON	P4PH	-	US2CON0	US2CON1	US2CON2	US2CON3
B8h	IP	IP1	IP2	INT0R	INT1F	INT1R	INT2F	INT2R
B0h	P3	P3CON	P3PH	P3VO	INT0F	ADCCFG2	CMPCFG	CMPCON
A8h	IE	IE1	IE2	ADCCFG0	ADCCFG1	ADCCON	ADCVL	ADCVH
A0h	P2	P2CON	P2PH	P2VO	US1CON0	US1CON1	US1CON2	US1CON3
98h	SCON	SBUF	P0CON	P0PH	P0VO	US0CON1	US0CON2	US0CON3

Page 57 of 242 V1.0



90h	P1	P1CON	P1PH	DDRCON	P1VO	US0CON0	IOHCON0	IOHCON1
88h	TCON	TMOD	TLO	TL1	TH0	TH1	TMCON	OTCON
80h	P0	SP	DPL	DPH	DPL1	DPH1	DPS	PCON
	Bit addressabl e			No	on-bit addres	sable		

Note: The empty part of the SFR register means that there is no RAM in this register and it is not recommended for users.

## **6.2 Register Summary**

Mnemonic	Add	Description	7	6	5	4	3	2	1	0	POR
P0	80H	P0 port data register	P07	P06	P05	P04	P03	P02	P01	P00	00000000Ь
SP	81H	Stack pointer				SF	P[7: 0]				00000111b
DPL	82H	DPTR data pointer low				DP	L[7: 0]				00000000Ь
DPH	83H	DPTR data pointer high				DP	H[7: 0]				00000000Ь
DPL1	84H	DPTR1 data pointer low				DPL	<b>.</b> 1[7: 0]				00000000Ь
DPH1	85H	DPTR1 data pointer high				DPF	H1[7: 0]				00000000Ь
DPS	86H	DPTR selection register	ID1	ID0	TSL	AU1	AU0	-	-	SEL	00000xx0b
PCON	87H	Power management control register	-	-	-	-	RST	-	STOP	IDL	xxxx0x00b
TCON	88H	Timer control register	TF1	TR1	TF0	TR0	IE1	-	IE0	-	00000x0xb
TMOD	89H	Timer operating mode register	-	C/T1	M11	M01	-	C/T0	M10	M00	x000x000b

Page 58 of 242 V1.0



TLO	8AH	Lower 8 bits of timer 0				TL	0[7: 0]				00000000b
TL1	8BH	Lower 8 bits of timer				TL	1[7: 0]				00000000b
тно	8CH	Timer 0 high 8 bits				TH	0[7: 0]				00000000ь
TH1	8DH	Timer 1 high 8 bits		TH0[7: 0]  TH1[7: 0]  HD2[1: 0] T1FD T0FD  HD1[1: 0] USMD0[1: 0] VOIRS[1: 0] SCS BIAS  P16 P15 P14 P13 P12 P11 P10  P16 P1C5 P1C4 P1C3 P1C2 P1C1 P1C0  P1H6 P1H5 P1H4 P1H3 P1H2 P1H1 P1H0  DMOD DUTY[1: 0] VLCD[3: 0]  P16VO P15VO P14VO P13VO P12VO P11VO P10VO  US0CON0[7: 0]  H[1: 0] P2H[1: 0] P2H[1: 0] P2L[1: 0]					00000000ь		
TMCON	8EH	Timer frequency control register	USM	D2[1: 0]	-	-	-	-	T1FD	T0FD	00xxxx00b
OTCON	8FH	Output control register	USM	D1[1: 0]	USME	00[1: 0]	VOIR	S[1: 0]	SCS	BIAS	00000000b
P1	90H	P1 port data register	P17	P16	P15	P14	P13	P12	P11	P10	00000000ь
P1CON	91H	P1 port input/output control register	P1C7	P1C6	P1C5	P1C4	P1C3	P1C2	P1C1	P1C0	00000000ь
P1PH	92H	P1 port pull-up resistor control register	P1H7	P1H6	P1H5	P1H4	P1H3	P1H2	P1H1	P1H0	00000000Ь
DDRCON	93H	Display drive control register	DDRON	DMOD	DUTY	/[1: 0]		VLC	D[3: 0]	I	00000000ь
P1VO	94H	P1 port display driver output register	P17VO	P16VO	P15VO	P14VO	P13VO	P12VO	P11VO	P10VO	00000000b
US0CON0	95H	USCI0 control register 0				US0C	ON0[7: 0]				00000000b
IOHCON0	96H	IOH setting register 0	P1I	H[1: 0]	P1L	[1: 0]	P0H	l[1: 0]	P0L	[1: 0]	0000000b
IOHCON1	97H	IOH setting register	-	-	P3L	[1: 0]	P2H	I[1: 0]	P2L	[1: 0]	xx000000b
SCON	98H	Serial control register	SM0	SM1	SM2	REN	TB8	RB8	TI	RI	0000000b
SBUF	99H	Serial data buffer register				SBL	JF[7: 0]		ı	ı	0000000b
POCON	9AH	P0 port input/output control register	P0C7	P0C6	P0C5	P0C4	P0C3	P0C2	P0C1	P0C0	00000000Ь
				ī		1		•	1	<u> </u>	1

Page 59 of 242 V1.0



РОРН	9BH	P0 port pull-up resistor control register	P0H7	P0H6	P0H5	P0H4	P0H3	P0H2	P0H1	Р0Н0	00000000Ь
P0VO	9CH	P0 port display driver output register	P07VO	P06VO	P05VO	P04VO	P03VO	P02VO	P01VO	P00VO	00000000b
US0CON1	9DH	USCI0 control register 1				US0C	ON1[7: 0]				00000000b
US0CON2	9EH	USCI0 control register 2				US0C	ON2[7: 0]				00000000b
US0CON3	9FH	USCI0 control register 3				US0C	ON3[7: 0]				00000000b
P2	АОН	P2 port data register	P27	P26	P25	P24	P23	P22	P21	P20	00000000ь
P2CON	A1H	P2 port input/output control register	P2C7	P2C6	P2C5	P2C4	P2C3	P2C2	P2C1	P2C0	00000000b
P2PH	A2H	P2 port pull-up resistor control register	P2H7	P2H6	P2H5	P2H4	P2H3	P2H2	P2H1	P2H0	00000000Ь
P2VO	АЗН	P2 port display driver output register	P27VO	P26VO	P25VO	P24VO	P23VO	P22VO	P21VO	P20VO	00000000b
US1CON0	A4H	USCI1 control register 0				US1C	ON0[7: 0]				00000000b
US1CON1	A5H	USCI1 control register 1				US1C	ON1[7: 0]				00000000b
US1CON2	А6Н	USCI1 control register 2				US1C	ON2[7: 0]				00000000b
US1CON3	А7Н	USCI1 control register 3				US1C	ON3[7: 0]				00000000b
IE	А8Н	Interrupt enable register	EA	EADC	ET2	EUART	ET1	EINT1	ET0	EINT0	0000000b
IE1	А9Н	Interrupt enable register 1	ET4	ET3	ECMP	-	EINT2	EBTM	EPWM	ESSI0	000x0000b
IE2	ААН	Interrupt enable register 2	-	-	-	-	-	-	ESSI2	ESSI1	xxxxxx00b

Page 60 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

ADCCFG0	АВН	ADC setting register 0	EAIN7	EAIN6	EAIN5	EAIN4	EAIN3	EAIN2	EAIN1	EAIN0	00000000Ь
ADCCFG1	ACH	ADC setting register	EAIN15	EAIN14	EAIN13	EAIN12	EAIN11	EAIN10	EAIN9	EAIN8	00000000Ь
ADCCON	ADH	ADC control register	ADCEN	ADCS	EOC/ ADCIF			ADCIS[4: 0]			00000000Ь
ADCVL	AEH	ADC result register		ADO	CV[3: 0]		-	-	-	-	1111xxxxb
ADCVH	AFH	ADC result register				ADC	V[11: 4]				11111111b
P3	ВОН	P3 port data register	P37	P36	P35	P34	P33	P32	P31	P30	00000000Ь
P3CON	B1H	P3 port input/output control register	P3C7	P3C6	P3C5	P3C4	P3C3	P3C2	P3C1	P3C0	00000000Ь
РЗРН	B2H	P3 port pull-up resistor control register	РЗН7	P3H6	P3H5	P3H4	P3H3	P3H2	P3H1	P3H0	00000000Ь
P3VO	взн	P3 port display driver output register	P37VO	P36VO	P35VO	P34VO	P33VO	P32VO	P31VO	P30VO	00000000Ь
INTOF	В4Н	INTO falling edge interrupt control register	INT0F7	INT0F6	INT0F5	INT0F4	-	-	-	-	0000xxxxb
ADCCFG2	B5H	ADC setting register 2	-	-	-		LOWSP[2: 0]		-	-	xxx000xxb
CMPCFG	В6Н	Analog comparator setting register	-	-	-	-	СМРІІ	M[1: 0]	CMPI	S[1: 0]	xxxx0000b
CMPCON	В7Н	Analog Comparator Control Register	CMPEN	CMPIF	CMPSTA	-		CMPR	RF[3: 0]		000x0000b
IP	B8H	Interrupt priority control register	-	IPADC	IPT2	IPUART	IPT1	IPINT1	IPT0	IPINT0	x0000000b
IP1	В9Н	Interrupt priority control register 1	IPT4	IPT3	IPCMP	-	IPINT2	IPBTM	IPPWM	IPSSI0	000x0000b
IP2	ВАН	Interrupt priority control register 2	ı	-	-	-	-	-	IPSSI2	IPSSI1	xxxxxx00b
INTOR	ВВН	INTO rising edge interrupt control register	INTOR7	INTOR6	INT0R5	INT0R4	-	-	-	-	0000xxxxb

Page 61 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

INT1F	ВСН	INT1 falling edge interrupt control register	INT1F7	INT1F6	INT1F5	INT1F4	INT1F3	INT1F2	INT1F1	INT1F0	00000000Ь
INT1R	BDH	INT1 rising edge interrupt control register	INT1R7	INT1R6	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	00000000Ь
INT2F	BEH	INT2 falling edge interrupt control register	-	-	-	-	INT2F3	INT2F2	INT2F1	INT2F0	xxxx0000b
INT2R	BFH	INT2 rising edge interrupt control register	-	-	-	-	INT2R3	INT2R2	INT2R1	INT2R0	xxxx0000b
P4	C0H	P4 port data register	P47	P46	P45	P44	P43	P42	P41	P40	0000000b
P4CON	C1H	P4 port input/output control register	P4C7	P4C6	P4C5	P4C4	P4C3	P4C2	P4C1	P4C0	00000000Ь
P4PH	C2H	P4 port pull-up resistor control register	P4H7	P4H6	P4H5	P4H4	P4H3	P4H2	P4H1	P4H0	00000000Ь
US2CON0	C4H	USCI2 control register 0				US2C	ON0[7: 0]				00000000Ь
US2CON1	C5H	USCI2 control register 1				US2C	ON1[7: 0]				00000000Ь
US2CON2	С6Н	USCI2 control register 2				US2C	ON2[7: 0]				00000000Ь
US2CON3	С7Н	USCI2 control register 3				US2C	ON3[7: 0]				00000000Ь
TXCON	С8Н	Timer 2/3/4 control register	TFX	EXFX	RCLKX	TCLKX	EXENX	TRX	C/TX	CP/RLX	00000000Ь
TXMOD	С9Н	Timer 2/3/4 operating mode register	TXFD	-	-	-	-	-	TXOE	DCXEN	0xxxxx00b
RCAPXL	САН	Timer 2/3/4 reload lower 8 bits				RCAF	PXL[7: 0]		•	•	00000000Ь
RCAPXH	СВН	Timer 2/3/4 reload high 8 bits				RCAF	PXH[7: 0]				00000000Ь
TLX	ссн	Timer 2/3/4 lower 8 bits		C7 P4C6 P4C5 P4C4 P4C3 P4C2 P4C1 P4C0 0  H7 P4H6 P4H5 P4H4 P4H3 P4H2 P4H1 P4H0 0  US2CON0[7: 0] 0  US2CON1[7: 0] 0  US2CON2[7: 0] 0  FX EXFX RCLKX TCLKX EXENX TRX C/TX CP/RLX 0  RCAPXL[7: 0] 0  RCAPXL[7: 0] 0						00000000Ь	

Page 62 of 242 V1.0



тнх	CDH	Timer 2/3/4 high 8 bits				TH	X[7: 0]				00000000ь
TXINX	CEH	Timer control register pointer	-	-	-	-	-		TXINX[2: 0]		xxxxx010b
WDTCON	CFH	WDT control register	-	-	-	CLRWDT	-	V	WDTCKS[2: 0]  OV F1 P  PWMPD[11: 8]  PDR[3: 0]  - FLTDT1[1: 0]  D[1: 0]  P52 P51 P50  P5C2 P5C1 P5C0  P5H2 P5H1 P5H0		xxx0x000b
PSW	D0H	Program status word register	CY	AC	F0	RS1	RS0	OV	F1	Р	00000000Ь
PWMCON	D3H	PWM control register				PWM	PD[7: 0]				00000000Ь
PWMCFG	D4H	PWM setting register	ENPWM	PWMIF	PWMC	:K[1: 0]		PWMP	D[11: 8]		00000000ь
PWMDFR	D5H	PWM dead time setting register		PD	F[3: 0]			PDR	[3: 0]		00000000b
PWMFLT	D6H	PWM fault detection setting register	FLTEN1	FLTSTA1	FLTMD1	FLTLV1	-	-	FLTD	Γ1[1: 0]	0000xx00b
PWMMOD	D7H	PWM mode setting register	-	1	-	1	PWMN	MD[1: 0]	-	-	xxxx00xxb
P5	D8H	P5 port data register	-	-	P55	P54	P53	P52	P51	P50	xx000000b
P5CON	D9H	P5 port input/output control register	-	·	P5C5	P5C4	P5C3	P5C2	P5C1	P5C0	xx000000b
P5PH	DAH	P5 port pull-up resistor control register	-	-	P5H5	P5H4	P5H3	P5H2	P5H1	P5H0	xx000000b
ACC	E0H	accumulator				AC	C[7: 0]				00000000ь
EXA0	E9H	Extended Accumulator 0				EX	A[7: 0]				00000000b
EXA1	EAH	Extended Accumulator 1				EXA	\[15: 8]				00000000b
EXA2	EBH	Extended Accumulator 2				EXA	[23: 16]				00000000b
EXA3	ECH	Extended Accumulator 3				EXA	[31: 24]				00000000b

Page 63 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

EXBL	EDH	Extended B register L				EXI	3 [7: 0]				00000000Ь
EXBH	EEH	Extended B register H				EXB	3 [15: 8]				00000000b
OPERCON	EFH	Arithmetic control register	OPERS	MD	-	-	-	-	CRCRST	CRCSTA	00xxxx00b
В	F0H	B register				В	[7: 0]				00000000Ь
IAPKEY	F1H	Data protection register				IAPK	EY[7: 0]				00000000Ь
IAPADL	F2H	IAP write address low register				IAPA	DR[7: 0]				00000000Ь
IAPADH	F3H	IAP write address high register				IAPAI	DR[15: 8]				00000000Ь
IAPADE	F4H	IAP write to extended address register				IAPAI	DER[7: 0]				00000000Ь
IAPDAT	F5H	IAP data register				IAPD	AT[7: 0]				0000000b
IAPCTL	F6H	IAP control register	-	ERASE	SERASE	PRG	-	BTLD	СМЕ	0[1: 0]	x000x000b
EXADH	F7H	High-bit address of external SRAM operation address	-	-	-	-		EXAD	H [3: 0]		xxxx0000b
втмсон	FBH	Low frequency timer control register	ENBTM	BTMIF	-	-		BTMF	S[3: 0]		00xx0000b
CRCINX	FCH	CRC pointer				CRCI	NX[7: 0]				00000000ь
CRCREG	FDH	CRC register				CRCF	REG[7: 0]				nnnnnnnb
OPINX	FEH	Customer Option pointer				OPI	NX[7: 0]				00000000b
OPREG	FFH	Customer Option register				OPR	EG[7: 0]				nnnnnnnb

Page 64 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

### 7 Power, Reset And System Clock

#### 7.1 Power Circuit

The SC95F751X power supply system includes BG, LDO, POR, LVR and other circuits, which can achieve reliable operation in the range of 2.0~5.5V. In addition, the IC has a built-in, accurate 2.048/1.024V voltage that can be used as an internal reference voltage for the ADC. Users can find the specific settings in the 18 high-speed analog-to-digital converter (ADC).

#### 7.2 Power-on Reset

After the SC95F751X power-on, the processes carried out before execution of client software are as follows:

- Reset stage
- Loading information stage
- Normal operation stage

#### 7.2.1 Reset Stage

The SC95F751X will always be in the reset mode, There will not be a valid clock until the voltage supplied to the SC95F751X is higher than certain voltage. The duration of reset stage is related to rising speed of external power. Once the external supply voltage is up to built-in POR voltage, the reset stage would be completed.

#### 7.2.2 Loading Information Stage

There is a warm-up counter inside The SC95F751X. During the reset stage, the warm-up counter is cleared to 0 until the voltage exceeds the POR voltage, the internal RC oscillator starts to oscillate, and the warm-up counter starts counting. When the internal warm-up counter counts to a certain number, every certain number of HRC clocks will read a byte of data from the IFB (including Customer Option) in the Flash ROM and store it in the internal system register. This reset signal will not end until the warm-up is completed.

#### 7.2.3 Normal Operation Stage

After finishing the Loading Information stage, The SC95F751X starts to read the instruction code from Flash and enters the normal operation stage. The LVR voltage is the set value of Customer Option written by user.


#### 7.3 Reset Modes

The SC95F751X has 5 reset methods: ① External reset ② Low-voltage reset LVR ③ Power-on reset POR ④ Watchdog WDT reset ⑤ Software reset. The circuit diagram of the reset part of the SC95F751X is as follows:

Page 65 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**



SC95F751X Reset circuit diagram

#### 7.3.1 External Reset

External reset is a reset pulse signal of a certain width given to sc95f751x from external RST pin to realize the reset of sc95f751x. The user can configure the P5.2/RST pin as RST (reset pin) by Customer Option.

#### 7.3.2 Low-voltage Reset LVR

The SC95F751X provides a low-voltage reset circuit. There are 4-level LVR voltage options: 4.3V, 3.7V, 2.9V, 1.9V. The default value is the Option value written by the user.

#### OP\_CTM0(C1H@FFH) Customer Option Register 0 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENWDT	ENXTL	SCLKS[1: 0]		DISRST	DISLVR	LVRS[1: 0]	
R/W	R/W	R/W	R/W		R/W	R/W	R/	W
POR	n	n	n		n	n	n	1

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 66 of 242 V1.0



2	DISLVR	LVR enable setting  0: Normal use of LVR  1: LVR is invalid
1~0	LVRS [1: 0]	LVR voltage selection control  11: 4.3V reset  10: 3.7V reset  01: 2.9V reset  00: 1.9V reset

#### 7.3.3 Power-on Reset (POR)

The SC95F751X has a power-on reset circuit inside. When the power supply voltage VDD reaches the POR reset voltage, the system automatically resets.

#### 7.3.4 Watchdog Reset (WDT)

The SC95F751X has a WDT, the clock source of which is the internal 32k Hz LRC. The user can choose whether to enable the watchdog reset function by Customer Option.

#### OP\_CTM0 (C1H@FFH) Customer Option Register 0 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENWDT	ENXTL	SCLKS[1: 0]		DISRST	DISLVR	LVRS[1: 0]	
R/W	R/W	R/W	R/W		R/W	R/W	R/W	
POR	n	n	n		n	n	n	

Bit number	Bit Mnemonic	Description				
7	ENWDT	WDT control bit (This bit is transferred by the system to the value set by the user Code Option)				

Page 67 of 242 V1.0



	1: WDT valid
	0: WDT invalid

#### WDTCON (CFH) WDT Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	CLRWDT	-	WDTCKS[2: 0]		[0]
R/W	-	-	-	R/W	-	R/W		
POR	х	х	х	0	х	0	0	0

Bit number	Bit Mnemonic	Description							
4	CLRWDT	Clear WDT (Only valid when set to 1)  1: WDT counter restart, cleared by system hardware							
2~0	WDTCKS [2: 0]	Watchdog clock selection							
		WDTCKS[2: 0]	WDT overflow time						
		000	500ms						
		001	250ms						
		010	010 125ms						
		011	62.5ms						
		100	31.5ms						

Page 68 of 242 V1.0



		101	15.75ms				
		110	7.88ms				
		111	3.94ms				
7~5,3	-	Reserved					

#### 7.3.5 Software Reset

#### PCON (87h) Power Management Control Register (write only, \*unreadable\*)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		-	-	-	RST	-	STOP	IDL
R/W	-	-	-	-	Write only	-	Write only	Write only
POR	х	х	х	х	n	х	0	0

Bit number	Bit Mnemonic	Description
3	RST	Software reset control bit:
		Write status:
		0: The program runs normally;
		1: The CPU resets immediately after this bit is written to "1"

#### 7.3.6 Register Reset Value

When The SC95F751X is in reset state, most registers will return to their initial state. The watchdog WDT is turned off. The initial value of the program counter PC is 0000h, and the initial value of the stack pointer SP is 07h. The "hot restart" Reset (such as WDT, LVR, software reset, etc.) will not affect the SRAM, and the SRAM value is

Page 69 of 242 V1.0



always the value before the reset. The loss of SRAM content will occur when the power supply voltage is so low that the RAM cannot be saved.

The initial values of the power-on reset of the SFR register are as follows:

Mnemonic	Reset value	Mnemonic	Reset value	
ACC	0000000b	US1CON2	0000000b	
В	0000000b	US1CON3	0000000b	
PSW	0000000b	US2CON0	0000000b	
SP	00000111b	US2CON1	0000000b	
DPL	0000000b	US2CON2	0000000b	
DPH	0000000b	US2CON3	0000000b	
DPL1	0000000b	EXA0	0000000b	
DPH1	0000000b	EXA1	0000000b	
DPS	00000xx0b	EXA2	0000000b	
PCON	xxxx0x00b	EXA3	0000000b	
ADCCFG0	0000000b	EXBL	0000000b	
ADCCFG1	0000000b	EXBH	0000000b	
ADCCFG2	xxx000xxb	OPERCON	00xxxx00b	
ADCCON	0000000b	P2	0000000b	
ADCVH	11111111b	P2CON	0000000b	
ADCVL	1111xxxxb	P2PH	0000000b	

Page 70 of 242 V1.0



BTMCON	00xx0000b	P2VO	0000000b
IAPKEY	0000000b	P3	00000000Ь
IAPADL	0000000b	P3CON	00000000Ь
IAPADH	0000000b	P3PH	00000000Ь
IAPADE	0000000b	P3VO	00000000Ь
IAPDAT	0000000b	P4	00000000Ь
IAPCTL	x000x000b	P4CON	00000000Ь
IE	0000000b	P4PH	00000000Ь
IE1	000x0000b	P5	xx000000b
IE2	xxxxxx00b	P5CON	xx000000b
INT0R	0000xxxxb	P5PH	xx000000b
INT1R	0000000b	PWMCFG	00000000Ь
INT2R	xxxx0000b	PWMCON	00000000Ь
INT0F	0000xxxxb	PWMDFR	00000000Ь
INT1F	0000000b	PWMFLT	0000xx00b
INT2F	xxxx0000b	PWMMOD	xxxx00xxb
IP	x0000000b	RCAPXH	00000000Ь
IP1	000x0000b	RCAPXL	00000000Ь

Page 71 of 242 V1.0



IP2	xxxxxx00b	SBUF	00000000Ь
OPINX	0000000b	SCON	00000000Ь
OPREG	nnnnnnnb	TCON	00000x0xb
EXADH	xxxx0000b	TMCON	00xxxx00b
OTCON	0000000b	TMOD	x000x000b
IOHCON0	0000000b	TH0	0000000b
IOHCON1	xx000000b	TLO	00000000Ь
P0	0000000b	TH1	00000000Ь
POCON	0000000b	TL1	00000000Ь
P0PH	0000000b	TXCON	00000000Ь
P0VO	0000000b	TXMOD	0xxxxx00b
P1	0000000b	TLX	00000000Ь
P1CON	0000000b	THX	0000000b
P1PH	0000000b	TXINX	xxxxx010b
P1VO	0000000b	WDTCON	xxx0x000b
US0CON0	0000000b	CMPCFG	xxxx0000b
US0CON1	0000000b	CMPCON	000x0000b
US0CON2	0000000b	DDRCON	0000000b

Page 72 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

US0CON3	0000000b	CRCINX	00000000Ь
US1CON0	0000000b	CRCREG	nnnnnnnb
US1CON1	0000000b	-	-


### 7.4 High-speed RC Oscillator

The SC95F751X has a built-in high-precision high-frequency oscillator HRC with adjustable oscillation frequency. The HRC is accurately adjusted to  $32MHz@5V/25^{\circ}C$  at the factory. Users can set the system clock to 32/16 through the Customer Option of the programmer /8/4MHz use. This HRC will drift to a certain extent within the full voltage range  $(2.0V\sim5.5V)$  due to the operating ambient temperature:

- -10 ~ 85 °C application environment, frequency error does not exceed ±1%
- -40 ~ 105 °C application environment, frequency error does not exceed ±2%

The HRC can be automatically calibrated by connecting an external 32.768kHz crystal oscillator. Users only need to connect an external 32.768kHz crystal oscillator, and the external 32.768kHz crystal oscillator function is set in the burning option. The HRC self-calibration function is automatically turned on after the IC is powered on.

Note: The clock source of the PWM and TWI circuits is fixed at f<sub>HRC</sub> = 32MHz.



SC95F751X Internal clock relationship

#### OP CTM0 (C1H@FFH) Customer Option Register 0 (read/write)

Bit number         7         6         5         4         3         2         1         0
--

Page 73 of 242 V1.0



Bit Mnemonic	ENWDT	ENXTL	SCLKS[1: 0]	DISRST	DISLVR	LVRS[1: 0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	n	n	n	n	n	n

5~4 SCLKS[1: 0] System clock frequency selection:  00: The system clock frequency fsys is the frequency of the high-	Bit number	Bit Mnemonic	Description
frequency oscillator divided by 1;  01: The system clock frequency fsys is the high-frequency oscillator frequency divided by 2;  10: The system clock frequency fsys is the high-frequency oscillator frequency divided by 4;  11: The system clock frequency fsys is the high-frequency oscillator frequency divided by 8.	5~4	SCLKS[1: 0]	<ul> <li>00: The system clock frequency fsys is the frequency of the high-frequency oscillator divided by 1;</li> <li>01: The system clock frequency fsys is the high-frequency oscillator frequency divided by 2;</li> <li>10: The system clock frequency fsys is the high-frequency oscillator frequency divided by 4;</li> <li>11: The system clock frequency fsys is the high-frequency oscillator</li> </ul>

The SC95F751X has a special function: the user can modify the value of SFR to adjust the HRC frequency within a certain range. The user can achieve this by configuring the OP\_HRCR register. Note: HRC can be automatically calibrated by connecting a 32.768kHz crystal oscillator. Therefore, if the user uses the 32.768kHz external crystal oscillator function, the HRC frequency will always be corrected to 32MHz. At this time, adjusting OP\_HRCR cannot change the HRC frequency.

#### OP\_HRCR (83h@FFH) System Clock Change Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		OP_HRCR[7: 0]						
R/W		R/W						

Page 74 of 242 V1.0



POR n n n n n	n n	n		n	n	n	n	n	POR
---------------	-----	---	--	---	---	---	---	---	-----

Bit number	Bit Mnemonic		Description
7~0	OP_HRCR[7: 0]	HRC frequency change	register
			e high-frequency oscillator frequency fhac by is register, and then change the system clock
			DP_HRCR[7: 0] after power-on OP_HRCR[s] nsure that fhrc is 32MHz, OP_HRCR[s] of erent
		frequency fsys of the through the Option i	ue is OP_HRCR[s], the system clock e IC can be set to an accurate 32/16/8/4MHz tem. When OP_HRCR [7: 0] changes by 1, changes by about 0.18%
		The relationship betweer is as follows:	n OP_HRCR [7: 0] and fsys output frequency
		OP_HRCR [7: 0] value	fsys actual output frequency (32M as an example)
		OP_HRCR [s]-n	32000*(1-0.18%*n)kHz
		OP_HRCR [s]-2	32000*(1-0.18%*2) = 31 884.8kHz
		OP_HRCR [s]-1	32000*(1-0.18%*1) = 31 942.4kHz
		OP_HRCR [s]	32000kHz
		OP_HRCR [s]+1	32000*(1+0.18%*1) = 32 057.6kHz
		OP_HRCR [s]+2	32000*(1+0.18%*2) = 32 115.2kHz

Page 75 of 242 V1.0



OP_HRCR [s]+n 32000*(1+0.18%*n)kHz	
Note:  1. After each power-on of the IC, the value of OP_HRCR[7: 0] is value of the high-frequency oscillator frequency fhrc closes 32MHz; the user can correct the value of HRC after each powe to allow the system clock frequency fsys of the IC to wor Frequency required by users;  2. In order to ensure the reliable operation of the IC, the maxim operating frequency of the IC should not exceed 10% of 32M that is 35.2MHz;  3. Please confirm that the change of HRC frequency will not a other functions.	est to ver-on ork at timum 2MHz,

#### 7.4.1 24MHz HRC Switch

The SC95F751X high-precision high-frequency oscillator HRC frequency defaults to 32MHz. Users can switch the HRC frequency from 32MHz to 24MHz through a simple configuration operation. User can download the "SC95F761X\_751X HRC switching 24MHz support library" on the official website of SinOne and calls it during program initialization to set the  $f_{HRC}$  of the SC95F751X = 24MHz.

Note: Since fsys is divided by  $f_{HRC}$ , when  $f_{HRC}$  is switched from 32MHz to 24MHz, fsys will also change from 32/16/8/4MHz to 24/12/6/3MHz.

# 7.5 Low-speed RC Oscillator and Low-speed Clock Timer

The SC95F751X has a built-in RC and 32.768kHz crystal oscillator circuit with a frequency of 32kHz, which can be used as the clock source of the low-frequency clock timer Base Timer. The oscillator is directly connected to a Base Timer, which can wake the CPU from STOP mode and generate an interrupt.

#### BTMCON (FBH) Low-frequency Timer Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENBTM	BTMIF	-	-		BTMF	S[3: 0]	
R/W	R/W	R/W	-	-		R/	W	
POR	0	0	х	х	0	0	0	0

Page 76 of 242 V1.0



Bit number	Bit Mnemonic	Description
7	ENBTM	Low frequency Base Timer start control
		0: Base Timer and its clock source do not start
		1: Base Timer and its clock source start
6	BTMIF	Base Timer interrupt application flag
		When the CPU accepts the Base Timer interrupt, this flag will be automatically cleared by hardware.
3~0	BTMFS [3: 0]	Low frequency clock interrupt frequency selection
		0000: An interrupt is generated every 15.625ms
		0001: An interrupt is generated every 31.25ms
		0010: An interrupt is generated every 62.5ms
		0011: An interrupt is generated every 125ms
		0100: An interrupt is generated every 0.25 seconds
		0101: An interrupt is generated every 0.5 seconds
		0110: An interrupt is generated every 1.0 seconds
		0111: An interrupt is generated every 2.0 seconds
		1000: an interrupt occurs every 4.0 seconds
		1001: An interrupt is generated every 8.0 seconds
		1010: An interrupt is generated every 16.0 seconds
		1011: An interrupt is generated every 32.0 seconds
		1100~1111: reserved
5~4	-	reserved

OP\_CTM0 (C1H@FFH) Customer Option Register 0 (read/write)

Page 77 of 242 V1.0




### **Super High-Speed Low Power Consumption Flash MCU**

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENWDT	ENXTL	SCLKS[1: 0]		DISRST	DISLVR	LVRS[1: 0]	
R/W	R/W	R/W	R/W		R/W	R/W	R/W	
POR	n	n	n		n	n	r	٦

Bit number	Bit Mnemonic	Description
6	ENXTL	External 32k crystal selector switch
		0: The external 32k crystal is off, P5.0 and P5.1 are valid, and the internal LRC is valid;
		1: The external 32k crystal is turned on, P5.0 and P5.1 are invalid, and the internal LRC is invalid.

Note: HRC can be automatically calibrated by connecting a 32.768kHz crystal oscillator. Therefore, if the user uses the 32.768kHz external crystal oscillator function, the HRC frequency will always be corrected to 32MHz. At this time, adjusting OP\_HRCR cannot change the HRC frequency.

The connection circuit used by P5.0/P5.1 external 32k oscillator as BaseTimer is as follows:




32k external crystal connection diagram

The internal and external oscillation selection relationship of Base Timer is as follows:

Page 78 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**



Base Timer Structure diagram

### 7.6 Power Saving Modes

The SC95F751X supports two different software selectable power-reducing modes: IDLE and STOP. These modes are accessed through the PCON register.

Setting the PCON.1 bit enters STOP mode. STOP mode stops the internal high-frequency oscillator in order to minimize power consumption. In STOP mode, users can wake up the SC95F751X through external interrupts INT0~INT2, low-frequency clock interrupt and WDT, or STOP through external reset.

Setting the PCON.0 bit enters IDLE mode. In IDLE mode the program stops running and all CPU states are saved before entering IDLE mode. IDLE mode can be woken up by any interrupt.

#### PCON (87H) Power Management Control Register (read/write) (write only, \*not readable\*)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	RST	-	STOP	IDL
R/W	-	-	-	-	Write only	-	Write only	Write only
POR	х	х	х	х	n	х	0	0

Bit number	Bit Mnemonic	Description
1	STOP	STOP mode bit. Setting this bit activates STOP mode operation.
0	IDL	IDLE mode bit. Setting this bit activates Idle mode operation.

Page 79 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

Notes: When Configure MCU to enter STOP or IDLE mode, the instruction of configuring PCON register should be followed by 8 "NOP" instructions rather than other instructions. Or else, it will be unable to execute following instructions normally after wake-up!

For example: set N	ICU to enter STOP mode:
Example in C Lang	guage
#include"intrins.h"	
PCON  = 0x02;	// PCON bit1 STOP bit write 1, configure the MCU to enter STOP mode
_nop_();	// At least 8 _nop_() are required
_nop_();	
Assembly Languag	ge:
ORL PCON,#02H	; PCON bit1 STOP bit write 1, configure the MCU to enter STOP mode
NOP	; At least 8 NOPs are requiredNOP
NOP	

Page 80 of 242 V1.0





### 8 CPU and Instruction Set

#### 8.1 CPU

The SC95F751X is built around an enhanced super-high-speed 1T 8051 core, and its instructions are fully compatible with classic 8051 core.

#### 8.2 Addressing Mode

The addressing modes of 1T 8051 CPU instructions of the SC95F751X are: ①Immediate Addressing ② Direct Addressing ③ Indirect Address ④ Register Addressing ⑤ Relative Addressing ⑥ Indexed Addressing ⑦ Bit Addressing.

#### 8.2.1 Immediate Addressing

Immediate addressing is also called immediate data. It directly gives the operands participating in the operation in the instruction operand. Examples of instructions are as follows:

MOV A, #50H (This instruction sends the immediate value 50H to accumulator A)

#### 8.2.2 Direct Addressing

In direct addressing mode, the instruction operand field gives the address of the operand to participate in the operation. The direct addressing mode can only be used to represent special function registers, internal data registers, and bit address spaces. The special function registers and bit address spaces can only be accessed by direct addressing.

Examples are as follows:

ANL 50H, #91H

(indicating that the number in the 50H unit is ANDed with the immediate 91H, and the result is stored in the 50H unit. 50H is straightConnected to the address, representing a unit in the internal data register RAM.)

#### 8.2.3 Indirect Addressing

Indirect addressing is indicated by adding the "@" symbol before R0 or R1. Assuming that the data in R1 is 40H, and the data in the internal data memory 40H unit is 55H, the instruction is

MOV A, @R1 (Transfer data 55H to accumulator A).

#### 8.2.4 Register Addressing

When register addressing, operate on the selected operating registers R7~R0, accumulator A, general register B, address register and carry C. Registers R7~R0 are represented by the lower three bits of the instruction code, and ACC, B, DPTR and carry bit C are implicitly contained in the instruction code. Therefore, register addressing also includes an implicit addressing method. The selection of the register operating area is determined by RS1 and RS0 in the program status word register PSW. The register specified by the instruction operand refers to the register in the current operating area.

INC R0 Refers to(R0)+1→R0

#### 8.2.5 Relative Addressing

Page 81 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

Relative addressing is to add the current value in the program counter PC to the number given by the second byte of the instruction, and the result is used as the branch address of the branch instruction. The branch address also becomes the branch destination address, the current value in the PC becomes the base address, and the number given by the second byte of the instruction becomes the offset. Since the destination address is relative to the base address in the PC, this addressing method becomes relative addressing. The offset is a signed number, and the range that can be expressed is +127~-128. This addressing method is mainly used for branch instructions.

JC \$+50H

It means that if the carry bit C is 0, the content in the program counter PC does not change, that is, it does not transfer. If the carry bit C is 1, the current value and base address in the PC plus the offset 50H will be used as the destination address of the branch instruction.

#### 8.2.6 Indexed Addressing

In the indexed addressing mode, the instruction operand specifies an index register that stores the index base address. In indexed addressing, the offset is added to the index base value, and the result is used as the address of the operand. The index registers are the program counter PC and the address register DPTR.

MOVC A, @A+DPTR

It indicates that the accumulator A is an offset register, and its content is added to the content of the address register DPTR. The result is used as the address of the operand, and the number in this unit is taken out and sent to the accumulator A.

#### 8.2.7 Bits Addressing

Bit addressing refers to the addressing mode when performing bit operations on some internal data memory RAMs and special function registers that can perform bit operations. When performing bit operations, with the help of carry bit C as a bit operation accumulator, the instruction operand directly gives the address of the bit, and then performs bit operation on the bit according to the nature of the opcode. The bit address is exactly the same as the byte address encoding method in direct byte addressing, which is mainly distinguished by the nature of the operation instruction, and special attention should be paid when using it.

MOV C, 20H (The value of the bit manipulation register with address 20H is sent to carry bit C)

# 8.3 Introduction of Common Special Function Registers of 8051 Core

#### **Program Counter PC**

The program counter PC does not belong to the SFR register. The PC has 16 bits and is a register used to control the order of execution of instructions. After the MCU is powered on or reset, the PC value is 0000H, which means that the MCU program starts executing the program from the 0000H address.

#### **Accumulator ACC (E0H)**

The accumulator ACC is one of the most commonly used registers of the 8051 core single-chip microcomputer, and A is used as a mnemonic in the instruction set. Commonly used to store operands and results that participate in calculations or logical operations.

#### B Register (F0H)

The B register must be used with the accumulator A in multiplication and division operations. The multiplication instruction MUL A, B multiplies the 8-bit unsigned number in accumulator A and register B. The low-bit byte of the

Page 82 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

resulting 16-bit product is placed in A, and the high-bit byte is placed in B. The division instruction DIV A, B divides A by B, the integer quotient is placed in A, and the remainder is placed in B. Register B can also be used as a general temporary storage register.

#### Stack Pointer SP (81H)

The stack pointer is an 8-bit special register that indicates the location of the top of the stack in general-purpose RAM. After the one-chip computer is reset, the initial value of SP is 07H, that is, the stack will increase upward from 08H. 08H~1FH is operating register group 1~3.

#### PSW (D0H) Program Status Word Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	CY	AC	F0	RS1	RS0	OV	F1	Р
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7	CY	Flag  1: When there is a carry in the highest bit of addition, or a borrow in the highest bit of subtraction  0: When there is no carry in the highest bit of addition, or there is no borrow in the highest bit of subtraction
6	AC	Carry auxiliary flag (can be easily adjusted during the addition and subtraction of BCD code)  1: When the addition operation has a carry in bit3, or the subtraction operation has a borrow in bit3  0: No borrowing, carry
5	F0	User flag

Page 83 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

4~3	RS1、RS0	Operating	g register (	group selection bits:				
		RS1	RS0	Operating register set currently in use 0~3				
		0	0	TEAM 0 (00H~07H)				
		0	1	TEAM 1 (08H~0FH)				
		1	1 0 TEAM 2 (10H~17H)					
		1 1 TEAM 3 (18H~1FH)						
2	ov	Overflow	flag					
1	F1	F1 sign User-defi	ned sign					
0	Р	accumula 1: The nu	Parity flag. This flag bit is the parity value of the number of 1s in the accumulator ACC.  1: The number of 1s in ACC is odd					
		0: The nu	mber of 1	s in ACC is even (including 0)				

#### Data Pointers DPTR0 (82H, 83H), DPTR1 (84H, 85H) And Its Selection Register DPS (86H)

The SC95F751X has two data pointers DPTR0 and DPTR1. Data pointers DPTR0/DPTR1 are 16-bit special registers, which are composed of low 8-bit DPL/DPL1 and high 8-bit DPH/DPH1. DPTR0/DPTR1 is a register that can directly perform 16-bit operations, and can also operate on DPL and DPH in bytes respectively. The selection and operating status of the data pointer DPTR0/DPTR1 are set by the data pointer selection register DPS.

#### DPS(86H)Data Pointer Selection Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ID1	ID0	TSL	AU1	AU0	-	-	SEL

Page 84 of 242 V1.0



# Super High-Speed Low Power Consumption Flash MCU

R/W	R/W	R/W	R/W	R/W	R/W	-	-	R/W
POR	0	0	0	0	0	х	х	0

Bit number	Bit Mnemonic	Description
7	ID1	DPTR1 plus or minus control bit  0: When AU1=1, whenever the MOVC/MOVX @DPTR is executed, the current DPTR1 will automatically increase by 1.  1: When AU1=1, whenever MOVC/MOVX @DPTR is executed, the current DPTR1 will automatically decrease by 1.
6	IDO	DPTR plus or minus control bit  0: When AU0=1, whenever MOVC/MOVX @DPTR is executed, the current DPTR0 will automatically increase by 1.  1: When AU0=1, whenever MOVC/MOVX @DPTR is executed, the current DPTR0 is automatically decremented by 1.
5	TSL	SEL flip control bit  0: Whenever MOVC/MOVX @DPTR is executed, DPS.0 (SEL) does not flip  1: Whenever MOVC/MOVX @DPTR is executed, DPS.0 (SEL) flips once
4	AU1	DPTR1 automatic plus and minus control bit  0: None  1: Whenever MOVC/MOVX @DPTR is executed, the current DPTR1 will increase or decrease by 1 (depending on ID1)
3	AU0	DPTR automatic plus and minus control bit  0: None  1: Whenever MOVC/MOVX @DPTR is executed, the current DPTR0 will increase or decrease by 1 (depending on ID0)

Page 85 of 242 V1.0



0	SEL	DPTR0, DPTR1 selection bits
		0: MOVC/MOVX @DPTR object is DPTR0
		1: MOVC/MOVX @DPTR object is DPTR1
2~1	-	reserved

Page 86 of 242 V1.0



## 9 Interrupts

The SC95F751X MCU provides 16 interrupt sources: Timer0~4, INT0~2, ADC, PWM, UART, USCI0~2, Base Timer, CMP. These 16 interrupt sources are divided into 2 interrupt priority levels, and can be individually set to high priority or low priority. As for three external interrupts, the triggering condition of each interrupt source can be set as rising edge, falling edge or dual-edge trigger. Each interrupt is equipped with independent priority setting bit, interrupt flag, interrupt vector and enable bit. The Global enable Bit EA can enable or disable all interrupts.

#### 9.1 Interrupt Source and Vector

The list of the SC95F751X interrupt sources, interrupt vectors, and related control bits are as follows:

Interrupt Source	Interrupt condition	Interrupt Flag	Interrupt Enable Control	Interrupt Priority Control	Interrupt Vector	Query Priority	Interrupt Number (C51)	Flag Clear Mode	Capability of Waking up STOP
INT0	External interrupt 0 conditions are met	IE0	EINTO	IPINT0	0003H	1 (HIGH)	0	H/W Auto	YES
Timer0	Timer0 overflow	TF0	ET0	IPT0	000BH	2	1	H/W Auto	NO
INT1	External interrupt 1 conditions are met	IE1	EINT1	IPINT1	0013H	3	2	H/W Auto	YES
Timer1	Timer1 overflow	TF1	ET1	IPT1	001BH	4	3	H/W Auto	NO
UART	Receive or send completed	RI/TI	EUART	IPUART	0023H	5	4	Must user Clear	NO
Timer2	Timer2 overflow	TFX	ET2	IPT2	002BH	6	5	Must user Clear	NO
ADC	ADC conversio n completed	ADCIF	EADC	IPADC	0033H	7	6	Must user Clear	NO

Page 87 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

USCI0	Receive or send completed	SPIF0/TWI F0	ESSI0	IPSPI	003BH	8	7	Must user Clear	NO
PWM	PWM overflow	PWMIF	EPWM	IPPWM	0043H	9	8	Must user Clear	NO
ВТМ	Base timer overflow	BTMIF	EBTM	IPBTM	004BH	10	9	H/W Auto	YES
INT2	External interrupt 2 conditions are met	-	EINT2	IPINT2	0053H	11	10		YES
СМР	Comparat o-r interrupt condition met	CMPIF	ECMP	IPCMP	0063H	12	12	Must user Clear	YES
Timer3	Timer3 overflow	TFX	ET3	IPT3	006BH	13	13	Must user Clear	NO
Timer4	Timer4 overflow	TFX	ET4	IPT4	0073H	14	14	Must user Clear	NO
USCI1	Receive or send completed	SPIF1/TWI F1	ESSI1	IPSPI1	007BH	15	15	Must user Clear	ОИ
USCI2	Receive or send completed	SPIF2/TWI F2	ESSI2	IPSPI2	0083H	16	16	Must user Clear	NO

Under the circumstance where the master interrupt control bit EA and the respective interrupt control bit have been enable, the interrupt occurrence is shown below:

**Timer Interrupt:** Interrupt generates when Timer0 or Timer1 overflows and the interrupt flag TF0 or TF1 is set to "1". When the microcontroller unit responds to the timer interrupt, the interrupt flag TF0 or TF1 is reset automatically by hardware. Interrupt generates when Timer2 overflows and the interrupt flag TF2 is set to "1". Once Timer2 interrupt generates, the hardware would not automatically clear TF2 bit, which must be cleared by the user's software.

Page 88 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

**UART Interrupt:** When UART0 completes receiving or transmitting a frame of data, bit RI or TI will be set to "1" automatically by hardware, and UART interrupt occurs. Once UART interrupt occurs, the hardware would not automatically clear up RI/TI bit, which shall be cleared by user's software.

**ADC Interrupt:** After ADC conversion is completed, ADC interrupt generates, whose interrupt flag is the ADC conversion completion flag EOC/ADCIF (ADCCON.5). When user starts ADCS conversion, EOC will be reset automatically by hardware. Once conversion completes, EOC would be set to "1" automatically by hardware. User should clear the ADC interrupt flag by software when the interrupt service routine is executed after ADC interrupt generates.

**SSI Interrupt:** When SSI completes receiving or transmitting a frame of data, SPIF/TWIF bit will be set to "1" automatically by hardware, and SSI interrupt generates. When the microcontroller unit serves SSI interrupt, the interrupt flag SPIF/TWIF must be cleared by software.

**PWM Interrupt:** When PWM counter overflows (beyond PWMPD), the flag will be set as 1 automatically by hardware. Meanwhile, if the PWM interrupt control bit IE1[1] (EPWM) is set as 1, PWM interrupt will occurs. Once PWM interrupt occurs, the hardware would not clear the interrupt flag automatically, which shall be cleared by user's software.


**External Interrupt INT0 ~ 2:** When any external interrupt pin meets the interrupt conditions, external interrupt generates. The external interrupt INT0 and INT1 would set up interrupt flag IE0 and IE1 respectively, which will be automatically cleared by hardware rather than user. User can set the priority level of each interrupt through IP register. Besides, external interrupt INT0 ~ 2 can also wake up STOP mode of microcontroller unit.

Page 89 of 242 V1.0



### 9.2 Interrupt Structure Diagram

The interrupt structure of SC95F751X is shown below:



SC95F751X Interrupt structure and vector

Page 90 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

#### 9.3 Interrupt Priority

Each interrupt source can be individually programmed to one of two priority levels by setting or clearing bits in the interrupt priority registers: IP, IP0, IP1. An interrupt service routine in progress can be interrupted by a higher priority interrupt. The highest priority interrupt cannot be interrupted by any other interrupt source. If two requests of different priority levels are pending at the end of an instruction, the request of higher priority level is serviced. If requests of the same priority level are pending at the end of an instruction, an internal polling sequence determines which request is serviced. The polling sequence is based on the vector address; an interrupt with a lower vector address has higher priority than an interrupt with a higher vector address.

### 9.4 Interrupt Processing Flow

When an interrupt is generated and responded by the CPU, the main program execution is interrupted and the following operations will be performed:

- (1) The currently executing instruction is finished;
- 2 The PC value is pushed into the stack to protect the scene;
- The interrupt vector address is loaded into the program counter PC;
- 4 Execute the corresponding interrupt service program;
- (5) The interrupt service routine ends and RETI;
- 6 Unstack the PC value and return to the program before the interruption.

In this process, the system will not immediately execute other interrupts of the same priority, but will retain the interrupt request that has occurred, and after the current interrupt processing is completed, go to execute a new interrupt request.

## 9.5 Interrupt-related SFR Registers

#### IE (A8H) Interrupt Enable Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EA	EADC	ET2	EUART	ET1	EINT1	ET0	EINT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 91 of 242 V1.0



	Ī	<del></del>
7	EA	Interrupt enable total control  0: Close all interrupts  1: Enable all interrupts
6	EADC	ADC interrupt enable control  0: Disable ADC interrupt  1: Allow the ADC to generate an interrupt when the conversion is complete
5	ET2	Timer2 interrupt enable control  0: Disable Timer2 interrupt  1: Enable Timer2 interrupt
4	EUART	UART interrupt enable control  0: Disable UART interrupt  1: Allow UART interrupt
3	ET1	Timer1 interrupt enable control  0: Disable Timer  1 interrupt1: Enable Timer1 interrupt
2	EINT1	External interrupt 1 enable control  0: close INT1 interrupt  1: Enable INT1 interrupt
1	ЕТО	Timer0 interrupt enable control  0: Disable TIMER0 interrupt  1: Enable TIMER0 interrupt
0	EINT0	External interrupt 0 enable control 0: close INT0 interrupt

Page 92 of 242 V1.0



	1: Enable INT0 interrupt

#### IP (B8H) Interrupt Priority Control Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	IPADC	IPT2	IPUART	IPT1	IPINT1	IPT0	IPINT0
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	x	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
6	IPADC	ADC interrupt priority selection  0: ADC interrupt priority is low  1: ADC interrupt priority is high
5	IPT2	Timer2 interrupt priority selection  0: Timer2 interrupt priority is low  1: Timer2 interrupt priority is high
4	IPUART	UART interrupt priority selection  0: UART interrupt priority is low  1: UART interrupt priority is high
3	IPT1	Timer1 interrupt priority selection  0: Timer1 interrupt priority is low  1: Timer1 interrupt priority is high

Page 93 of 242 V1.0



2	IPINT1	INT1 counter interrupt priority selection  0: INT1 interrupt priority is low  1: INT1 interrupt priority is high
1	IPT0	Timer0 interrupt priority selection  0: Timer0 interrupt priority is low  1: Timer0 interrupt priority is high
0	IPINT0	INT0 counter interrupt priority selection  0: INT0 interrupt priority is low  1: INT0 interrupt priority is high
7	-	Reserved

#### IE1 (A9H) Interrupt Enable Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ET4	ET3	ECMP	-	EINT2	EBTM	EPWM	ESSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	х	0	0	0	0

Bit number	Bit Mnemonic	Description
7	ET4	Timer4 interrupt enable control  0: Disable Timer4 interrupt  1: Enable Timer4 interrupt

Page 94 of 242 V1.0



6	ET3	Timer3 interrupt enable control  0: Disable Timer3 interrupt  1: Enable Timer3 interrupt
5	ECMP	Analog comparator interrupt enable control  0: Disable the analog comparator interrupt  1: Open the analog comparator interrupt
3	EINT2	External interrupt 2 enable control  0: close INT2 interrupt  1: Open INT2 interrupt
2	ЕВТМ	Base Timer interrupt enable control  0: Disable Base Timer interrupt  1: Enable Base Timer interrupt
1	EPWM	PWM interrupt enable control  0: Disable PWM interrupt  1: Enable interrupt when PWM count overflows
0	ESSI0	Three-in-one serial port USCI0 interrupt enable control  0: Disable serial port interrupt  1: Allow serial port interrupt
4	-	Reserved

## IP1 (B9H) Interrupt Priority Control Register 1 (read/write)

Bit number	7 6	7 6 5	4 3	2	1	0
------------	-----	-------	-----	---	---	---

Page 95 of 242 V1.0



Bit Mnemonic	IPT4	IPT3	IPCMP	-	IPINT2	IPBTM	IPPWM	IPSSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	х	0	0	0	0

Bit number	Bit Mnemonic	Description
7	IPT4	Timer4 interrupt priority selection  0: Timer4 interrupt priority is low  1: Timer4 interrupt priority is high
6	IPT3	Timer3 interrupt priority selection  0: Timer3 interrupt priority is low  1: Timer3 interrupt priority is high
5	IPCMP	Analog comparator interrupt priority selection  0: Analog comparator interrupt priority is low  1: Analog comparator interrupt priority is high
3	IPINT2	INT2 counter interrupt priority selection  0: INT2 interrupt priority is low  1: INT2 interrupt priority is high
2	IPBTM	Base Timer interrupt priority selection  0: Base Timer interrupt priority is low  1: Base Timer interrupt priority is high
1	IPPWM	PWM interrupt enable selection  0: PWM interrupt priority is low

Page 96 of 242 V1.0



		1: PWM interrupt priority is high
0	IPSSI0	Three-in-one serial port USCI0 interrupt priority selection  0: USCI0 interrupt priority is low  1: USCI0 interrupt priority is high
4	-	Reserved

### IE2 (AAH) Interrupt Enable Register 2 (read/write)

Bit number	7	6	5	4	3	2	1	0
Symbol	-	-	-	-	-	-	ESSI2	ESSI1
Read/ Write	-	-	-	-	-	-	Read/ Write	Read/ Write
Initial power-on value	х	х	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
1	ESSI2	Three-in-one serial port USCI2 interrupt enable control  0: Disable serial port interrupt  1: Allow serial port interrupt
0	ESSI1	Three-in-one serial port USCI1 interrupt enable control  0: Disable serial port interrupt  1: Allow serial port interrupt
7~2	-	Reserved

Page 97 of 242 V1.0



#### IP2 (BAH) Interrupt Priority Control Register 2 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	-	-	IPSSI2	IPSSI1
R/W	-	-	-	-	-	-	R/W	R/W
POR	х	х	х	х	x	x	0	0

Bit number	Bit Mnemonic	Description
1	IPSSI2	Three-in-one serial port USCI2 interrupt priority selection  0: USCI2 interrupt priority is low  1: USCI2 interrupt priority is high
0	IPSSI1	Three-in-one serial port USCI1 interrupt priority selection  0: USCI1 interrupt priority is low  1: USCI1 interrupt priority is high
7~2	-	Reserved

#### TCON (88H) Timer Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TF1	TR1	TF0	TR0	IE1	-	IE0	-
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	-

Page 98 of 242 V1.0



POR	0	0	0	0	0	x	0	x	
-----	---	---	---	---	---	---	---	---	--

Bit number	Bit Mnemonic	Description
3	IE1	INT1 overflow interrupt request flag. INT1 generates an overflow. When an interrupt occurs, the hardware sets IE1 to "1" and applies for an interrupt. When the CPU responds, the hardware clears "0".
1	IE0	INTO overflow interrupt request flag. INTO generates an overflow. When an interrupt occurs, the hardware sets IEO to "1" and applies for an interrupt. When the CPU responds, the hardware clears "0".
2,0	-	Reserved

### INT0F (B4H) INT0 Falling Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	INT0F7	INT0F6	INT0F5	INT0F4	-	-	-	-
R/W	R/W	R/W	R/W	R/W	-	-	-	-
POR	0	0	0	0	х	х	х	х

Bit number	Bit Mnemonic	Description
7~4	INT0Fn (n=7~4)	INT0 falling edge interrupt control  0: INT0n falling edge interrupt close  1: INT0n falling edge interrupt enable
3~0	-	Reserved

Page 99 of 242 V1.0



#### INTOR (BBH) INTO Rising Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	INT0R7	INTOR6	INT0R5	INT0R4	-	-	-	•
R/W	R/W	R/W	R/W	R/W	-	-	-	-
POR	0	0	0	0	х	х	х	х

Bit number	Bit Mnemonic	Description
7~4	INT0Rn (n=7~4)	INT0 rising edge interrupt control  0: INT0n rising edge interrupt close  1: INT0n rising edge interrupt enable
3~0	-	Reserved

### INT1F (BCH) INT1 Falling Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	INT1F7	INT1F6	INT1F5	INT1F4	INT1F4 INT1F3		INT1F1	INT1F0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 100 of 242 V1.0



7~0	INT1Fn	INT1 falling edge interrupt control
	(n=7~0)	0: INT1n falling edge interrupt close
		1: INT1n falling edge interrupt enable

#### INT1R (BDH) INT1 Rising Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	INT1R7	INT1R6	INT1R5	INT1R4	NT1R4 INT1R3		INT1R1	INT1R0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	INT1Rn (n=7~0)	INT1 rising edge interrupt control  0: INT1n rising edge interrupt off  1: INT1n rising edge interrupt enable

#### INT2F (BEH) INT2 Falling Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	INT2F3	NT2F3 INT2F2		INT2F0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
POR	х	х	х	х	0	0	0	0

Page 101 of 242 V1.0



Bit number	Bit Mnemonic	Description
3~0	INT2Fn (n=3~0)	INT2 falling edge interrupt control  0: INT2n falling edge interrupt close  1: INT2n falling edge interrupt enable
7~4	-	Reserved

#### INT2R (BFH) INT2 Rising Edge Interrupt Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	INT2R3	INT2R2	INT2R1	INT2R0
R/W	-	-	-	-	R/W	R/W	R/W	R/W
POR	х	х	х	х	0	0	0	0

Bit number	Bit Mnemonic	Description
3~0	INT2Rn (n=3~0)	INT2 rising edge interrupt control  0: INT2n rising edge interrupt close  1: INT2n rising edge interrupt enable
7~4	-	Reserved

Page 102 of 242 V1.0





### 10 Timer/Counter T0 and T1

Timer0 and Timer1 inside the SC95F751X MCU are two 16-bit timers/counters. They have two operating modes: counting mode and timing mode. There is a control bit C/Tx in the special function register TMOD to select whether T0 and T1 are timers or counters. They are essentially an addition counter, but the source of the count is different. The source of the timer is the system clock or its divided clock, but the source of the counter is the input pulse of the external pin. Only when TRx=1, T0 and T1 will be opened to count.

In counter mode, for each pulse on the P0.2/T0 and P0.3/T1 pins, the count value of T0 and T1 increases by 1, respectively.

In the timer mode, the count source of T0 and T1 can be selected as fsys/12 or fsys through the special function register TMCON (fsys is the divided system clock).

There are 4 operating modes for timer/counter T0, and 3 operating modes for timer/counter T1 (mode 3 does not exist):

- (1) Mode 0: 13-bit timer/counter mode
- 2) Mode 1: 16-bit timer/counter mode
- (3) Mode 2: 8-bit auto-reload mode
- (4) Mode 3: Two 8-bit timer/counter modes

In the above modes, modes 0, 1, and 2 of T0 and T1 are the same, and mode 3 is different.

### 10.1 T0 and T1-related Registers

Symbol	Address	Description	7	6	5	4	3	2	1	0	POR
TCON	88H	Timer control register	TF1	TR1	TF0	TR0	IE1	-	IE0	-	00000x0xb
TMOD	89H	Timer operating mode register	-	C/T1	M11	M01	-	C/T0	M10	M00	x000x000b
TL0	8AH	Lower 8 bits of timer 0		TL0[7: 0]							00000000b
TL1	8BH	Lower 8 bits of timer		TL1[7: 0]						00000000b	
TH0	8CH	Timer 0 high 8 bits		TH0[7: 0]			0000000b				
TH1	8DH	Timer 1 high 8 bits				TH	1[7: 0]				00000000b

Page 103 of 242 V1.0



TMCON	8EH	Timer frequency control register	USMD2[1: 0]	-	1	-	-	T1FD	T0FD	00xxxx00b

The explanation of each register is as follows:

#### TCON (88H) Timer Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TF1	TR1	TF0	TR0	IE1	-	IE0	-
R/W	R/W	R/W	R/W	R/W	R/W	-	R/W	-
POR	0	0	0	0	0	х	0	х

Bit number	Bit Mnemonic	Description
7	TF1	T1 overflow interrupt request flag. T1 generates an overflow. When an interrupt occurs, the hardware sets TF1 to "1" and applies for an interrupt. When the CPU responds, the hardware clears "0".
6	TR1	Operation control bit of timer T1. This bit is set and cleared by software. When TR1=1, T1 is allowed to start counting. When TR1=0, T1 counting is prohibited.
5	TF0	To overflow interrupt request flag. To overflows. When an interrupt occurs, the hardware sets TF0 to "1" and applies for an interrupt. When the CPU responds, the hardware clears "0".
4	TR0	Operation control bit of timer T0. This bit is set and cleared by software. When TR0=1, T0 is allowed to start counting. When TR0=0, T0 counting is prohibited.
2,0	-	Reserved

Page 104 of 242 V1.0



# **Super High-Speed Low Power Consumption Flash MCU**

### TMOD (89H) Timer Operating Mode Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	C/T1	M11	M01	-	C/T0	M10	M00
R/W	-	R/W	R/W	R/W	-	R/W	R/W	R/W
POR	х	0	0	0	х	0	0	0
	T1					Т	0	

Bit number	Bit Mnemonic	Description
6	С/Т1	TMOD[6] control timer 1  0: Timer, T1 count comes from fsys frequency division  1: Counter, T1 count comes from external pin T1/P0.3
5~4	M11,M01	Timer/Counter 1 mode selection  00: 13-bit timer/counter, the upper 3 bits of TL1 are invalid  01: 16-bit timer/counter, TL1 and TH1 all  10: 8-bit auto-reload timer, automatically reload the value stored in TH1 into TL1 when overflow  11: Timer/Counter 1 is invalid (stop counting)
2	С/Т0	TMOD[2] control timer 0  0: Timer, T0 count comes from fsys frequency division  1: Counter, T0 count comes from external pin T0/P0.2
1~0	M10,M00	Timer/Counter 0 mode selection  00: 13-bit timer/counter, the upper 3 bits of TL0 are invalid

Page 105 of 242 V1.0



		01: 16-bit timer/counter, TL0 and TH0 all
		10: 8-bit auto-reload timer, automatically reload the value stored in TH0 into TL0 when overflow
		11: Timer 0 is now a dual 8-bit timer/counter. TL0 is an 8-bit timer/counter controlled by the control bits of standard timer 0; TH0 is only an 8-bit timer controlled by the control bits of timer 1.
7,3	-	Reserved

TMOD[0]~TMOD[2] in TMOD register is to set the operating mode of T0; TMOD[4]~TMOD[6] is to set the operating mode of T1.

The timer and counter Tx functions are selected by the control bits C/Tx of the special function register TMOD. M0x and M1x are used to select the Tx operating mode. TRx acts as the switch control of T0 and T1. Only when TRx=1, T0 and T1 are turned on.

#### TMCON (8EH) Timer Frequency Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	USMD	02[1: 0]	-	-	-	-	T1FD	T0FD
R/W	R/W	R/W	-	-	-	-	R/W	R/W
POR	0	0	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
1	T1FD	T1 input frequency selection control  0: T1 frequency is derived from fsys/12  1: T1 frequency is derived from fsys
0	T0FD	T0 input frequency selection control  0: T0 frequency is derived from fsys/12

Page 106 of 242 V1.0



	1: T0 frequency is derived from fsys

#### IE (A8H) Interrupt Enable Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EA	EADC	ET2	EUART	ET1	EINT1	ET0	EINT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
3	ET1	Timer1 interrupt enable control  0: Disable Timer1 interrupt  1: Enable Timer1 interrupt
1	ЕТО	Timer0 interrupt enable control  0: Disable Timer0 interrupt  1: Enable Timer0 interrupt

#### IP (B8H) Interrupt Priority Control Register (Read/Write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	IPADC	IPT2	IPUART	IPT1	IPINT1	IPT0	IPINT0
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	0	0	0	0	0	0	0

Page 107 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

Bit number	Bit Mnemonic	Description
3	IPT1	Timer1 interrupt priority  0: Set the interrupt priority of Timer 1 to "Low"  1: Set the interrupt priority of Timer 1 to "High"
1	IPT0	Timer0 interrupt priority  0: Set the interrupt priority of Timer 0 to "Low"  1: Set the interrupt priority of Timer 0 to "High"

#### 10.2 T0 Operating Modes

By setting M10 and M00 (TMOD[1], TMOD[0]) in the register TMOD, timer/counter 0 can realize 4 different operating modes.


#### Operating Mode 0: 13-bit Counter/Timer

TH0 register stores the upper 8 bits (TH0.7~TH0.0) of the 13-bit counter/timer, and the TL0 stores the lower 5 bits (TL0.4~TL0.0). The upper three bits of TL0 (TL0.7~TL0.5) are uncertain values and should be ignored when reading. When the 13-bit timer/counter overflows, the system will set the timer overflow flag TF0 to 1. If the timer 0 interrupt is enabled, an interrupt will be generated.

C/T0 bit selects the clock input source of the counter/timer. If C/T0=1, the level change of the timer 0 input pin T0 (P0.2) from high to low will increase the timer 0 data register by 1. If C/T0=0, select the frequency division of the system clock as the clock source of timer 0.

When TR0 is set to 1, the timer T0 is started. Setting TR0 does not forcibly reset the timer, meaning that if TR0 is set, the timer register will start counting from the value when TR0 was cleared last time. Therefore, before enabling the timer, the initial value of the timer register should be set.

When applied as a timer, TOFD can be configured to select the frequency division ratio of the clock source.




Page 108 of 242 V1.0



Timer/counter operating mode 0: 13-bit timer/counter

#### **Operating Mode 1: 16-bit Counter/Timer**

Except for using a 16-bit (all 8-bit data of TL0 is valid) counters/timers, Mode 1 and Mode 0 operate in the same way. The way to open and configure the counter/timer is the same.




Timer/Counter Operating Mode 0: 16-bit Timer/Counter

#### Operating Mode 2: 8-bit Automatic Reload Counter/Timer

In operating mode 2, Timer 0 is an 8-bit auto-reload counter/timer. TL0 stores the count value, and TH0 stores the reload value. When the counter in TL0 overflows to 0x00, the timer overflow flag TF0 is set to 1, and the value of register TH0 is reloaded into register TL0. If the timer interrupt is enabled, an interrupt will be generated when TF0 is set to 1, but the reload value in TH0 will not change. Before allowing the timer to count correctly, TL0 must be initialized to the required value.

Except for the auto-reload function, the counter/timer in operating mode 2 is enabled and configured in the same way as in modes 0 and 1.

When used as a timer, the register TMCON.0 (T0FD) can be configured to select the ratio of the timer clock source divided by the system clock fsys.



Timer/counter operating mode 2: 8-bit timer/counter with automatic reload

Page 109 of 242 V1.0



#### Operating Mode 3: Two 8-bit Counters/Timers (Timer 0 Only)

In operating mode 3, Timer 0 is used as two independent 8-bit counters/timers, which are controlled by TL0 and TH0, respectively. TL0 is controlled by timer 0 control bits (in TCON) and status bits (in TMOD): TR0, C/T0, TF0. Timer 0 can select the timer mode or counter mode through T0 TMOD.2 (C/T0).

TH0 sets related control by timer 1 control TCON, but TH0 is only limited to timer mode and cannot be set to counter mode by TMOD.2 (C/T0). TH0 is enabled by the control of the timer control bit TR1, and TR1=1 needs to be set. When an overflow occurs and an interrupt is generated, TF1 will be set to 1, and the interrupt will be processed according to T1.

When T0 is set to operating mode 3, the TH0 timer occupies the interrupt resources of T1 and the registers in TCON, and the 16-bit counter of T1 will stop counting, which is equivalent to "TR1=0". When using the TH0 timer to work, set TR1=1.

#### 10.3 T1 Operating Mode

By setting M11 and M01 (TMOD[5], TMOD[4]) in the register TMOD, timer/counter 1 can realize three different operating modes.


#### Operating mode 0: 13-bit Timer/Counter

The TH1 register stores the upper 8 bits (TH1.7~TH1.0) of the 13-bit counter/timer; the TL1 stores the lower 5 bits (TL1.4~TL1.0). The upper three bits of TL1 (TL1.7~TL1.5) are uncertain values and should be ignored when reading. When the 13-bit timer counter increments and overflows, the system sets the timer overflow flag TF1 to 1. If Timer 1 interrupt is enabled, an interrupt will be generated. The C/T1 bit selects the clock source of the counter/timer.

If C/T1=1, the level of timer 1 input pin T1 (P0.3) changes from high to low, which will increase the timer 1 data register by 1. If C/T1=0, select the frequency division of the system clock as the clock source of timer 1.

Set TR1 to enable the timer. Setting TR1 does not forcibly reset the timer, meaning that if TR1 is set to 1, the timer register will start counting from the value when TR1 was cleared to 0 last time. Therefore, before enabling the timer, the initial value of the timer register should be set.

When applied as a timer, T1FD can be configured to select the frequency division ratio of the clock source.



Timer/counter operating mode 0: 13-bit timer/counter


#### Operating mode 1: 16-bit Counter/Timer

Page 110 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

Except for using a 16-bit (all 8-bit data of TL1 is valid) counter/timer, Mode 1 and Mode 0 operate in the same way. The way to open and configure the counter/timer is the same.




Timer/counter operating mode 0: 16-bit timer/counter

#### Operating mode 2: 8-bit Automatic Reload Counter/Timer

In operating mode 2, Timer 1 is an 8-bit auto-reload counter/timer. TL1 stores the count value, and TH1 stores the reload value. When the counter in TL1 overflows to 0x00, the timer overflow flag TF1 is set to 1, and the value of register TH1 is reloaded into register TL1. If the timer interrupt is enabled, an interrupt will be generated when TF1 is set to 1, but the reload value in TH1 will not change. Before allowing the timer to count correctly, TL1 must be initialized to the required value.

Except for the auto-reload function, the counter/timer in operating mode 2 is enabled and configured in the same way as modes 0 and 1.

When used as a timer, the register TMCON.1 (T1FD) can be configured to select the ratio of the timer clock source divided by the system clock fsys.



Timer/counter operating mode 2: 8-bit timer/counter with automatic reload

Page 111 of 242 V1.0





#### 11 Timer/Counter T2/T3/T4

Timer2/3/4 inside The SC95F751X MCU are three independent Timers, among which Timer2 has 4 operating modes, Timer3 and Timer4 have 1 operating mode.

The control registers of Timer2/3/4 share the same set of addresses (C8H-CDH), users can point the TimerX register set (TXCON / TXMOD / RCAPXL / RCAPXH / TLX / THX) to Timer2/3/4 through TXINX[2: 0] In order to realize the function of three independent Timers configured by a group of registers.

Note: Only after the TXINX[2: 0] configuration is successful, the TimerX register group will point to the Timer2/3/4 specified by the user. At this time, operating the TimeX register group is an effective operation for the corresponding Timer.

#### 11.1 T2/3/4-related Registers

Symbol	Address	Description	7	6	5	4	3	2	1	0	POR
TXINX	CEH	Timer 2/3/4 control register pointer	-	-	-	-	-	TXINX[2: 0]			xxxxx010b
TXCON	C8H	Timer 2/3/4 control register	TFX	EXFX	RCLK X	TCL KX	EXEN X	TRX	C/TX	CP/RL X	00000000b
TXMOD	С9Н	Timer 2/3/4 operating mode register	TXF D	-	-	-	-	-	TXO E	DCXE N	0xxxxx00b
RCAPXL	CAH	Timer 2/3/4 reload lower 8 bits				RCAP	XL[7: 0]				00000000b
RCAPXH	СВН	Timer 2/3/4 reload high 8 bits				RCAP	XH[7: 0]				00000000b
TLX	CCH	Timer 2/3/4 lower 8 bits				TLX	([7: 0]				00000000b
тнх	CDH	Timer 2/3/4 high 8 bits		THX[7: 0]						00000000b	
TMCON	8EH	Timer frequency control register	USME	D2[1: 0]	-	-	-	1	T1FD	T0FD	00xxxx00b

TXINX (CEH) Timer 2/3/4 Control Register Pointer (read/write)

Page 112 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	-	TXINX[2: 0]		
R/W	-	-	-	-	-	R/W	R/W	R/W
POR	х	х	х	х	х	0	1	0

Bit number	Bit Mnemonic	Description
2~0	TXINX[2: 0]	Timer 2/3/4 control register pointer  010: TimerX register set: TXCON / TXMOD / RCAPXL / RCAPXH / TLX / THX points to T2  011: TimerX register set points to T3  100: TimerX register set points to T4  Other: reserved
7~3	-	Reserved

#### 11.2 Timer2

Timer2 inside the SC95F751X MCU has two operating modes: counting mode and timing mode. There is a control bit C/TX in the special function register TXCON to select whether T2 is a timer or a counter. They are essentially an addition counter, but the source of the count is different. The source of the timer is the system clock or its divided clock, but the source of the counter is the input pulse of the external pin. TRX is the switch control of T2/T3/T4 counting in the timer/counter mode. Only when TRX=1, T2 will be opened for counting.

In counter mode, for every pulse on the T2 pin, the count value of T2 increases by 1 respectively.

In timer mode, the count source of T2 can be selected as fsys/12 or fsys through the special function register TXMOD.7 (TXFD).

Timer/counter T2 has 4 operating modes:

① Mode 0: 16-bit capture mode

2 Mode 1: 16-bit auto-reload timer mode

Page 113 of 242 V1.0



- ③ Mode 2: Baud rate generator mode
- 4 Mode 3: Programmable clock output mod

TXINX[2: 0] = 010, the TimerX register group points to Timer2, the explanation of each register is as follows:

#### TXCON (C8H) Timer 2 Control Register (read/write) ( TXINX[2: 0] = 010)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TFX	EXFX	RCLKX	TCLKX	EXENX	TRX	C/TX	CP/RLX
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7	TFX	Timer 2 overflow flag  0: No overflow (must be cleared by software)  1: Overflow (if RCLK = 0 and TCLK = 0, set by hardware 1)
6	EXFX	Flag bit detected by external event input (falling edge) of T2EX pin  0: No external event input (must be cleared by software)  1: External input detected (if EXENX = 1, set by hardware)
5	RCLKX	UART0 receive clock control bit  0: Timer 1 generates the receive baud rate  1: Timer 2 generates the receive baud rate
4	TCLKX	UART0 transmit clock control bit  0: Timer 1 generates transmission baud rate

Page 114 of 242 V1.0



		1: Timer 2 generates transmission baud rate
3	EXENX	T2EX pin is used as a reload/capture trigger enable/disable control:  0: Ignore events on T2EX pin  1: When Timer 2 is not used as the UART0 clock, a falling edge on the T2 pin is detected, and a capture or reload is generated
2	TRX	Timer 2 start/stop control bit  0: stop timer 2  1: Start timer 2
1	С/ТХ	Timer 2 Timer/counter mode selection positioning 2  0: Timer mode, T2 pin is used as I/O port  1: Counter mode
0	CP/RLX	Capture/reload mode selection positioning  0: 16-bit timer/counter with reload function  1: 16-bit timer/counter with capture function, TXEX is timer 2 external capture signal input port

#### TXMOD (C9H) Timer 2 Operating Mode Register (read/write) ( TXINX[2: 0] = 010)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TXFD	-	-	-	-	-	TXOE	DCXEN
R/W	R/W	-	-	1	-	-	R/W	R/W
POR	0	х	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 115 of 242 V1.0



7	TXFD	T2 input frequency selection control  0: T2 frequency is derived from fsys/12  1: T2 frequency is derived from fsys
1	TXOE	Timer 2 output enable bit  0: Set T2 as clock input or I/O port  1: Set T2 as the clock output
0	DCXEN	Count down enable bit  0: Timer 2 is prohibited as an up/down counter, Timer 2 is only used as an up counter  1: Allow Timer 2 as an up/down counter
6~2	•	Reserved

#### IE (A8H) Interrupt Enable Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EA	EADC	ET2	EUART	ET1	EINT1	ET0	EINT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
5	ET2	Timer2 interrupt enable control
		0: Disable Timer2 interrupt
		1: Enable Timer2 interrupt

Page 116 of 242 V1.0



#### IP (B8H) Interrupt Priority Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	IPADC	IPT2	IPUART	IPT1	IPINT1	IPT0	IPINT0
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
5	IPT2	Timer2 interrupt priority  0: Set the interrupt priority of Timer2 to "Low"  1: Set the interrupt priority of Timer2 to "High"

#### 11.3 Timer3

Timer3 inside the SC95F751X MCU as a timer is essentially an addition counter. The clock source of the timer is the system clock or its divided clock. TRX is the switch control of T3 counting. Only when TRX=1, T3 will be opened to count.

In timer mode, the count source of T3 can be selected as fsys/12 or fsys through the special function register TXMOD.7 (TXFD).

Timer T3 works in mode 1: 16-bit auto-reload timer mode

TXINX[2: 0] = 011, the TimerX register group points to Timer3, the explanation of each register is as follows:

#### TXCON (C8H) Timer 3 Control Register (read/write) (TXINX[2: 0] = 011)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TFX	-	-	-	-	TRX	-	
R/W	R/W	-	-	-	-	R/W	-	1

Page 117 of 242 V1.0



POR 0 x x x x 0 x x
---------------------

Bit number	Bit Mnemonic	Description
7	TFX	Timer 3 control register (read/write) Timer 3 overflow flag  0: No overflow (must be cleared by software)  1: Overflow (if RCLK = 0 and TCLK = 0, set by hardware 1)
2	TRX	Timer 3 start/stop control bit  0: stop timer 3  1: Start timer 3
6~3,1~0	-	Fixed write 0

#### TXMOD (C9H) Timer 3 Operating Mode Register (read/write) ( TXINX[2: 0] = 011)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TXFD	1	-	-	-	-	TXOE	DCXEN
R/W	R/W	1	-	-	-	-	R/W	R/W
POR	0	х	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
7	TXFD	T3 input frequency selection control  0: T3 frequency is derived from fsys/12

Page 118 of 242 V1.0



	1: T3 frequency is derived from fsys

#### IE1 (A9H) Interrupt Enable Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ET4	ET3	ECMP	-	EINT2	EBTM	EPWM	ESSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	x	0	0	0	0

Bit number	Bit Mnemonic	Description
6	ЕТ3	Timer3 interrupt enable control  0: Disable Timer3 interrupt  1: Enable Timer3 interrupt

#### IP1 (B9H) Interrupt Priority Control Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IPT4	IPT3	IPCMP	-	IPINT2	IPBTM	IPPWM	IPSSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	x	0	0	0	0

Page 119 of 242 V1.0



Bit number	Bit Mnemonic	Description
6	IPT3	Timer3 interrupt priority selection  0: Timer3 interrupt priority is low  1: Timer3 interrupt priority is high

#### **11.4 Timer4**

Timer4 inside the SC95F751X MCU as a timer is essentially an addition counter. The clock source of the timer is the system clock or its divided clock. TRX is the switch control of T4 count. Only when TRX=1, T4 will be turned on and counted.

In timer mode, the count source of T4 can be selected as fsys/12 or fsys through the special function register TXMOD.7 (TXFD).

Timer T4 works in mode 1: 16-bit auto-reload timer mode

TXINX[2: 0] = 100, TimerX register group points to Timer4, the explanation of each register is as follows:

#### TXCON (C8H) Timer 4 Control Register (read/write) (TXINX[2: 0] = 100)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TFX	-	-	-	-	TRX	-	-
R/W	R/W	-	-	-	-	R/W	-	-
POR	0	х	х	х	x	0	х	х

Bit number	Bit Mnemonic	Description					
7	TFX	Timer 4 overflow flag  0: No overflow (must be cleared by software)  1: Overflow (if RCLK = 0 and TCLK = 0, set by hardware 1)					

Page 120 of 242 V1.0



2	TRX	Timer 4 start/stop control bit					
		0: stop timer 4					
		1: Start timer 4					
6~3,1~0	-	Fixed write 0					

#### TXMOD (C9H) Timer 4 Operating Mode Register (read/write) ( TXINX[2: 0] = 100)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TXFD	-	-	-	-	-	TXOE	DCXEN
R/W	R/W	-	-	-	-	-	R/W	R/W
POR	0	х	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
7	TXFD	T4 input frequency selection control  0: T4 frequency is derived from fsys/12  1: T4 frequency is derived from fsys

## IE1 (A9H) Interrupt Enable Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ET4	ET3	ECMP	-	EINT2	EBTM	EPWM	ESSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W

Page 121 of 242 V1.0



POR	0	0	0	х	0	0	0	0
-----	---	---	---	---	---	---	---	---

Bit number	Bit Mnemonic	Description
7	ET4	Timer4 interrupt enable control  0: Disable Timer4 interrupt  1: Enable Timer4 interrupt

#### IP1 (B9H) Interrupt Priority Control Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IPT4	IPT3	IPCMP	-	IPINT2	IPBTM	IPPWM	IPSSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	х	0	0	0	0

Bit number	Bit Mnemonic	Description
6	IPT4	Timer4 interrupt priority selection  0: Timer4 interrupt priority is low  1: Timer4 interrupt priority is hig

## 11.5 T2/3/4 Operating Modes

Timer T2 has four operating modes:

① Mode 0: 16-bit capture

Page 122 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

(2) Mode 1: 16-bit auto-reload timer

3 Mode 2: Baud rate generator

4 Mode 3: Programmable clock output

Timers T3 and T4 have only one operating mode: Mode 1: 16-bit auto-reload timer.

#### 11.5.1 T2 Operating Modes

The operating mode and configuration mode of timer 2 are as follows:

С/ТХ	TXOE	DCXEN	TRX	CP/RLX	RCLKX	TCLKX		Mode	
Х	0	Х	1	1	0	0	0	16-bit capture	
X	0	0	1	0	0	0	1	16-bit auto-reload timer	
Х	0	1	1	0	0	0			
Х	0	Х	1	Х	1	Х	2	Baud rate generator	
					Х	1			
0	1	Х	1	Х	0	0	3	Only for programmable clock	
					1	Х	3	Programmable clock output with baud rate generator	
					X	1			
Х	х	х	0	х	Х	х	Х	Timer 2 stops, T2EX channel is still allowed	
1	1	Х	1	Х	Х	Х		Not recommended	

#### **Operating Mode 0: 16-bit Capture**

In the capture mode, the EXENX bit of TXCON has two options.


If EXENX = 0, Timer 2 acts as a 16-bit timer or counter. If ET2 is enabled, Timer 2 can set TFX overflow to generate an interrupt.

Page 123 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

If EXENX = 1, Timer 2 performs the same operation, but the falling edge on external input T2EX can also cause the current values in THX and TLX to be captured in RCAPXH and RCAPXL, respectively. In addition, the falling edge on T2EX also Can cause EXFX in TXCON to be set. If ET2 is enabled, the EXFX bit also generates an interrupt like TFX.



Mode 0: 16-bit capture

#### Operating Mode 1: 16-bit Auto-Reload Timer

In 16-bit auto-reload mode, Timer 2 can be selected to count up or count down. This function is selected by the DCEN bit (down counting allowed) in T2MOD. After the system is reset, the reset value of the DCEN bit is 0, and the timer 2 counts up by default. When DCEN is set to 1, Timer 2 counts up or down depending on the level on the T2EX pin.

When DCEN = 0, two options are selected through the EXENX bit in TXCON.

If EXENX = 0, Timer 2 increments to 0xFFFFH, sets the TFX bit after overflow, and the timer automatically loads the 16-bit values of registers RCAPXH and RCAPXL written in user software into the THX and TLX registers.

If EXENX = 1, an overflow or a falling edge on T2EX can trigger a 16-bit reload and set the EXFX bit. If ET2 is enabled, both TFX and EXFX bits can generate an interrupt.

Page 124 of 242 V1.0

#### T2FD = 0fsys C/TX = 0TL2 TH2 T2FD = 1 C/TX = 1TŔ2 T2 ⊠ Reload **RCAPXL RCAPXH** Overflow TF2 Timer2 T2EX ⊠ EXF2 EXĖN2


Mode 1: 16-bit auto-reload DCEN = 0

Setting the DCEN bit allows Timer 2 to count up or down. When DCEN = 1, the T2EX pin controls the direction of the count, and EXENX control is invalid.

Setting T2EX causes Timer 2 to count up. The timer overflows to 0xFFFFH, and then sets the TFX bit. Overflow can also cause the 16-bit values on RCAPXH and RCAPXL to be reloaded into the timer register, respectively.

Setting T2EX to 0 causes Timer 2 to count down. When the values of THX and TLX are equal to the values of RCAPXH and RCAPXL, the timer overflows. The TFX bit is set and 0xFFFFH is reloaded into the timer register.

Regardless of whether Timer 2 overflows or not, the EXFX bit is used as the 17th bit of the result. In this operating mode, EXFX is not used as an interrupt flag.



Mode 1: 16-bit auto-reload DCEN = 1

#### **Operating Mode 2: Baud Rate Generator**

Page 125 of 242 V1.0



#### Super High-Speed Low Power Consumption Flash MCU

Set TCLK and/or RCLK in the TXCON register to select Timer 2 as the baud rate generator. The baud rate of the receiver and transmitter can be different. If Timer 2 acts as a receiver or transmitter, then Timer 1 acts as another baud rate generator

Set TCLK and/or RCLK in the TXCON register to make Timer 2 enter the baud rate generator mode, which is similar to the automatic reload mode


The overflow of Timer 2 will reload the values in the RCAPXH and RCAPXL registers to the Timer 2 count, but no interrupt will be generated

If EXENX is set to 1, the falling edge on the T2EX pin will set up EXFX, but it will not cause a heavy load. So when Timer 2 is used as a baud rate transmitter, T2EX can be used as an additional external interrupt

The baud rate in UART0 mode 1 and 3 is determined by the overflow rate of timer 2 according to the following equation:

$$BaudRate = \frac{fsys}{[RCAPXH,RCAPXL]}; (Note: [RCAPXH, RCAPXL] \ must \ be \ bigger \ than \ 0x0010)$$

The schematic diagram of Timer 2 as a baud rate generator is as follows:



Mode 2: Baud rate generator

#### Operating Mode 3: Programmable Clock Output

In this way, T2(P0.5) can be programmed to output a 50% duty cycle clock cycle: when C/T2(-----) = 0; T2OE = 1, timer 2 is enabled as a clock generator

In this way, T2 outputs a clock with a 50% duty cycle

Colck Out Frequency = 
$$\frac{\text{fn2}}{(65536-[\text{RCAPXH},\text{RCAPXL}])\times 4}$$
;

Among them, fn2 is the timer 2 clock frequency:


Page 126 of 242 V1.0

# SinOne

## $fn2 = \frac{fsys}{12}$ ; TXFD = 0

$$fn2 = fsys; TXFD = 1$$

Timer 2 overflow does not generate an interrupt, and the T2 port is used as a clock output.



Mode 3: Programmable clock output

#### Note:

- 1. Both TFX and EXFX can cause the interrupt request of Timer 2, both have the same vector address;
- 2. When the event occurs or at any other time, TFX and EXFX can be set to 1 by software, and only software and hardware reset can clear it to 0;
- 3. When EA = 1 and ET2 = 1, setting TFX or EXFX to 1 can cause Timer 2 to interrupt;
- 4. When Timer 2 is used as a baud rate generator, writing THX/TLX or RCAPXH/RCAPXL during UART0 communication will affect the accuracy of the baud rate and cause communication errors.


#### 11.5.2 T3 Operating Mode

Operating Mode 1: 16-bit Auto-reload Timer

Page 127 of 242 V1.0

## **Super High-Speed Low Power Consumption Flash MCU**

In the 16-bit auto-reload mode, Timer 3 increments to 0xFFFFH, and the TFX bit is set after the overflow. At the same time, the timer automatically loads the 16-bit values of the registers RCAPXH and RCAPXL written by the user software into the THX and TLX registers.



Mode 1: 16-bit auto-reload DCEN = 0


#### Note:

- 1. When an event occurs or at any other time, TFX can be set to 1 by software. Only software and hardware reset can clear it to 0;
- 2. When EA = 1 and ET3 = 1, setting TFX to 1 can cause Timer 3 to interrupt.

#### 11.5.3 T4 Operating Mode

#### Operating Mode 1: 16-bit Auto-reload Timer

In the 16-bit auto-reload mode, Timer 4 increments to 0xFFFFH, sets the TFX bit after overflow, and the timer automatically loads the 16-bit values of the registers RCAPXH and RCAPXL written by the user software into the THX and TLX registers.



Mode 1: 16-bit auto-reload DCEN = 0

#### Note:

Page 128 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

1. When an event occurs or at any other time, TFX can be set to 1 by software. Only software and hardware reset can clear it to 0;

2. When EA = 1 and ET4 = 1, setting TFX to 1 can cause Timer 4 to interrupt.

Page 129 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

## 12 Multiplier-Divider Unit (MDU)

The SC95F751X provides a 16-bit hardware multiplier and divider, which consists of extended accumulators EXA0~EXA3, extended B register EXB and operation control register OPERCON.

The SC95F751X hardware multiplier and divider does not occupy CPU cycles, and the operation is implemented by hardware. The speed is dozens of times faster than the software implementation of multiplication and division. It can replace software for 16-bit  $\times$  16-bit multiplication and 32-bit/16-bit division and increase program running efficiency.

Symbol	Address	Description	7	6	5	4	3	2	1	0	POR
EXA0	E9H	Extended Accumulator 0		EXA [7: 0]						00000000Ь	
EXA1	EAH	Extended Accumulator 1		EXA [15: 8]						00000000b	
EXA2	EBH	Extended Accumulator 2		EXA [23: 16]							00000000b
EXA3	ECH	Extended Accumulator 3				EXA [	[31: 24]				00000000Ь
EXBL	EDH	Extended B register L				EXB	3 [7: 0]				00000000b
EXBH	EEH	Extended B register H		EXB [15: 8]						00000000b	
OPERC ON	EFH	Operation control register	OPE RS	MD	-	-	-	-	CRCR ST	CRCS TA	00xxxx00b

#### **OPERCON (EFH) Operation control register (read/write)**

Bit number	7	6	5	4	3	2	1	0
------------	---	---	---	---	---	---	---	---

Page 130 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

Bit Mnemonic	OPERS	MD	-	-	-	-	CRCRST	CRCSTA
R/W	R/W	R/W	-	-	-	-	R/W	R/W
POR	0	0	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description								
7	OPERS	Multiplier-divider operation start trigger control (Operater Start)  Write "1" to this bit to start a multiplication and division calculation, that is, this bit is just the trigger signal for the multiplication and division to start calculation. When the bit is zero, it means that the calculation has been completed. This bit can only be written to 1 valid.								
6	MD	Multiplication and division  0: Multiplication operation. The multiplicand and multiplier are written and the product is read as follows:								
		Byte Operand	Byte 3	Byte 2	Byte 1	Byte 0				
		multiplicand 16bit	-	-	EXA1	EXA0				
		multiplier 16bit	-	-	EXBH	EXBL				
		multiplier 32bit	EXA3	EXA2	EXA1	EXA0				
		Divide operation, write the dividend and divisor, read the quotient and remainder as follows:								
		Byte Operand	Byte 3	Byte 2	Byte 1	Byte 0				

Page 131 of 242 V1.0



dividend 32bit	EXA3	EXA2	EXA1	EXA0
divisor 16bit	1	1	EXBH	EXBL
quotient 32bit	EXA3	EXA2	EXA1	EXA0
remainder 16bit	-	-	EXBH	EXBL

#### Note:

- 1. It is forbidden to perform read or write operations on the EXA and EXB data registers during the calculation operation.
- 2. The time required for the operation conversion of the multiplier-divider is 16/fsys.

Page 132 of 242 V1.0



#### Super High-Speed Low Power Consumption Flash MCU

#### **13 PWM**

The SC95F751X provides 12-bit PWM with up to 8 shared cycles and individually adjustable duty cycle.


The functions of the PWM of the SC95F751X are as follows:

- 12-bit PWM accuracy;
- The output waveform can be reversed;
- Type: Can be set to center-aligned or edge-aligned;
- 4) Mode: can be set to independent mode or complementary mode:
  - In independent mode, the 8 PWM cycles are the same, but the duty cycle of each PWM output waveform can be set separately;
  - In complementary mode, four sets of complementary PWM waveforms with dead zones can be output simultaneously;
- 5 Provide one PWM overflow interrupt;
- (6) Support fault detection mechanism.

The PWM of the SC95F751X can support the adjustment of period and duty cycle. The registers PWMCFG and PWMCON control the state and period of PWM. The opening of each PWM and the output waveform duty cycle can be adjusted separately.

Page 133 of 242 V1.0

## 13.1 PWM Structure Diagram



SC95F751X PWM Structure diagram

Page 134 of 242 V1.0

http://www.socmcu.com



#### **Super High-Speed Low Power Consumption Flash MCU**

#### 13.2 PWM General Configuration Register

#### 13.2.1 PWM General Configuration Register

The user can set the PWM output mode of SC95F751X to independent mode or complementary mode by configuring PWMMD[1: 0]. In independent mode, the 8 PWM cycles are the same, but the duty cycle of each PWM output waveform can be set separately. In complementary mode, four complementary PWM waveforms with dead zones can be output simultaneously.

The PWM type of SC95F751X is divided into edge-aligned type and center-aligned type:

#### **Edge-aligned:**

The PWM counter starts counting from 0, and when the count value matches the value of the duty cycle setting item PDTxy [11: 0], the PWM output waveform switches between high and low levels, and then the PWM counter continues to count up until it matches the period setting item PWMPD[11: 0] The value of +1 matches (the end of a PWM period), the PWM counter is cleared, if the PWM interrupt is enabled, a PWM interrupt will be generated at this time.

The output PWM waveform is aligned on the left edge.

Calculation formula of edge-aligned period TPWM:

$$Tpwm = \frac{PWMPD[11:0] + 1}{PWM Clock frequency}$$


Edge-aligned duty duty calculation formula:

$$duty = \frac{PDTxy [11: 0]}{PWMPD[11: 0] + 1}$$

The edge-aligned waveform is as follows:

Page 135 of 242 V1.0

# SinOne



**Edge-aligned PWM** 

#### Center-aligned type:

The PWM counter starts counting from 0. When the count value matches the value of the duty cycle setting item PDTxy [11: 0], the PWM output waveform switches between high and low levels. Then the PWM counter continues to count up. When the count value matches the period setting item PWMPD [11: 0] When the value of +1 matches (that is, the midpoint of the PWM cycle), it automatically starts to count down. When the count value matches the value of PDTxy [11: 0] again, the PWM output waveform switches high and low again, and then The PWM counter continues to count down until it overflows (the end of a PWM period). If the PWM interrupt is enabled, a PWM interrupt will be generated at this time.

Calculation formula of center-aligned period T<sub>PWM</sub>:

Tpwm = 
$$2 * \frac{PWMPD[11:0] + 1}{PWM Clock frequency}$$


Center-aligned duty duty calculation formula:

$$duty = \frac{PDTxy [11: 0]}{PWMPD[11: 0] + 1}$$

The center aligned waveform is as follows:

Page 136 of 242 V1.0





Center-aligned PWM

The above modes and types can be set through the PWMMOD register:

#### PWMMOD (D7H) PWM Mode Setting Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	PWMMD[1: 0]		-	1
R/W	-	-	-	-	R/W	R/W	-	
POR	х	х	х	х	0	0	х	х

Bit number	Bit Mnemonic	Description
3~2	PWMMD[1: 0]	PWM operating mode setting  0x: Independent mode

Page 137 of 242 V1.0



		1x: complementary mode
		x0: edge alignment mode
		x1: center alignment mode
7~4,1~0	-	Reserved

#### PWMCFG (D4H) PWM Set Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ENPWM	PWMIF	PWMCK[1: 0]		PWMPD[11: 8]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7	ENPWM	PWM module switch control (Enable PWM)  1: Allow Clock to enter the PWM unit, the PWM is in the operating state, and the state of the PWM output port is controlled by the register ENPxy (x=4~5, y=0~3)  0: The PWM unit stops operating, the PWM counter is cleared, and all PWM output ports are set to the GPIO state
6	PWMIF	PWM interrupt request flag (PWM Interrupt Flag)  When the PWM counter overflows (that is, when the count exceeds PWMPD), this bit is automatically set to 1 by the hardware. If IE1[1] (EPWM) is also set to 1, the PWM interrupt is generated at this time. After the PWM interrupt occurs, the hardware will not automatically clear this bit. This bit must be cleared by the user's software.
5~4	PWMCK[1: 0]	PWM Clock Source Selector (PWM Clock Source Selector)

Page 138 of 242 V1.0



		00: fhrc  01: fhrc /2  10: fhrc /4  11: fhrc /8  The frequency of the PWM clock source is fixed at fhrc = 32MHz
3~0	PWMPD[11: 8]	The period of the PWM is set to the upper four bits;  This value represents the (period – 1) of the PWM output waveform; that is, the period value of the PWM output is(PWMPD[11: 0] + 1)*  PWM clock;

#### PWMCON (D3H) PWM Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0	
Bit Mnemonic		PWMPD[7: 0]							
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

Bit number	Bit Mnemonic	Description
7~0	PWMPD[7: 0]	The period shared by PWM sets the lower eight bits;  This value represents the (period – 1) of the PWM output waveform; that is, the period value of the PWM output is(PWMPD[11: 0] + 1)* PWM clock;

#### IE1 (A9H) Interrupt Enable Register (read/write)

Bit number	7	6	5	4	3	2	1	0
------------	---	---	---	---	---	---	---	---

Page 139 of 242 V1.0



Bit Mnemonic	ET4	ET3	ECMP	-	EINT2	EBTM	EPWM	ESSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	х	0	0	0	0

Bit number	Bit Mnemonic	Description					
1	EPWM	PWM interrupt enable control  0: Disable PWM interrupt  1: Enable interrupt when PWM counter overflows					

#### IP1 (B9H) Interrupt Priority Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	IPT4	IPT3	IPCMP	-	IPINT2	IPBTM	IPPWM	IPSSI0
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	х	0	0	0	0

Bit number	Bit Mnemonic	Description					
1	IPPWM	PWM interrupt priority selection  0: Set the PWM interrupt priority to "low"  1: Set the PWM interrupt priority to "High"					

Page 140 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

#### 13.2.2 PWM Fault Detection Function Setting

The fault detection function is often applied to the protection of motor systems. When the fault detection function is enabled, FLTEN1 (PWMFLT.7) is set to 1, and the fault detection signal input pin (FLT) becomes effective. When the signal of the FLT pin meets the fault condition, the flag bit FLTSTA1 is set by hardware, the PWM counter stops counting, and the PWM output stops. The fault detection mode is divided into latch mode and immediate mode; in immediate mode, when the fault signal on the FLT pin meets the disabling condition, the flag FLTSTA1 is cleared by hardware, and the PWM counter resumes counting until the PWM counter returns to zero. Output; In the latch mode, when the fault signal on the FLT pin meets the disabling condition, the status of the FLTSTA1 flag remains unchanged, and the user can clear it through software. Once the FLTSTA1 status is cleared, the PWM counter resumes counting until the PWM counter returns The PWM resumes output after zero. The fault detection mode is divided into latch mode and immediate mode. The specific configuration methods are as follows:

#### PWMFLT (D6H) PWM Fault Detection Setting Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	FLTEN1	FLTSTA1	FLTMD1	FLTLV1	-	-	FLTDT	T1[1: 0]
R/W	R/W	R/W	R/W	R/W	-	-	R/W	R/W
POR	0	0	0	0	х	х	0	0

Bit number	Bit Mnemonic	Description
7	FLTEN1	PWM fault detection function control bit  0: failure detection function is off  1: The fault detection function is turned on
6	FLTSTA1	PWM fault detection status flag  0: PWM is in normal output state;  1: Fault detection is valid, the PWM output is in a high-impedance state, if in latch mode, this bit can be cleared by software
5	FLTMD1	PWM fault detection mode setting bit

Page 141 of 242 V1.0



		O: Latch mode, when the fault input is valid, FLTSTA1 is set to "1", the PWM stops outputting, and the FLTSTA1 state remains unchanged when the fault input is invalid  1: Immediate mode: When the fault input is valid, FLTSTA1 is set to "1" and the PWM stops outputting. When the fault input is invalid, the state of FLTSTA1 is cleared immediately, and the PWM waveform will resume output when the PWM time base counter returns to zero	
4	FLTLV1	PWM fault detection level selection bit	
		0: Low level of fault detection is effective	
		1: High level of fault detection is effective	
1~0	FLTDT1[1: 0]	PWM fault detection input signal filtering time setting	
		00: filtering time is 0	
		01: filtering time is 1us	
		10: filter time is 4us	
		11: The filtering time is 16us	
3~2	-	Reserved	


Page 142 of 242 V1.0



#### 13.3 PWM Independent Mode

In independent mode (PWMMOD.3 = 0), the duty cycle of 8 PWM channels can be set independently. The user configures the PWM output status and period, and then configures the duty cycle register of the corresponding PWM channel to output the PWM waveform at a fixed duty cycle.

#### 13.3.1 PWM Independent Mode Block Diagram



SC95F751X PWM Independent mode block diagram

Page 143 of 242 V1.0



#### 13.3.2 PWM Independent Mode Duty Cycle Configuration

#### PWM Duty Cycle Adjustment Register PDTxy (Read/Write)

ENP40	INV40	-	-	PDT40[11: 8]	
PDT40[7: 0]					
ENP41	INV41	-	-	PDT41[11: 8]	
			PDT4	1[7: 0]	
ENP42	INV42	-	-	PDT42[11: 8]	
PDT42[7: 0]					
ENP43	INV43	-	-	PDT43[11: 8]	
PDT43[7: 0]					
ENP50	INV50	-	-	PDT50[11: 8]	
PDT50[7: 0]					
ENP51	INV51	-	-	PDT51[11: 8]	
PDT51[7: 0]					
ENP52	INV52	-	-	PDT52[11: 8]	
PDT52[7: 0]					
ENP53	INV53	-	-	PDT53[11: 8]	
PDT53[7: 0]					
	ENP41  ENP42  ENP43  ENP50  ENP51	ENP41 INV41  ENP42 INV42  ENP43 INV43  ENP50 INV50  ENP51 INV51  ENP52 INV52	ENP41 INV41 -  ENP42 INV42 -  ENP43 INV43 -  ENP50 INV50 -  ENP51 INV51 -  ENP52 INV52 -	ENP41         INV41         -         -           ENP42         INV42         -         -           ENP43         INV43         -         -           ENP50         INV50         -         -           ENP51         INV51         -         -           ENP52         INV52         -         -           ENP53         INV53         -         -	

Page 144 of 242 V1.0



Bit number	Bit Mnemonic	Description
7	ENPxy (x=4~5, y=0~3)	Pxy port PWM waveform output selection  0: PWM output of Pxy port is turned off and used as GPIO port 1  1: When ENPWM=1, Pxy is used as PWM waveform output port
6	INVxy (x=4~5, y=0~3)	Pxy port PWM waveform output reverse control  1: PWM waveform output of Pxy port is reversed  0: PWM waveform output of Pxy port is not reversed
3~0	PDTxy [11: 8] (x=4~5, y=0~3)	Pxy port PWM waveform duty cycle length setting  The high-level width of the PWM waveform on the Pxy pin is (PDTxy [11: 0]) PWM clocks

Bit number	Bit Mnemonic Description				
7~0	PDTxy [7: 0] (x=4~5, y=0~3)	Pxy port PWM waveform duty cycle length setting; The high-level width of the PWM waveform on the Pxy pin is (PDTxy [11: 0]) PWM clocks			

#### Note:


1. If ENPWM is set to 1, the PWM module is turned on, but ENPxy=0, the PWM output is turned off and used as a GPIO port. At this time, the PWM module can be used as a 12-bit Timer. At this time, EPWM (IE1.1) is set to 1, and the PWM will still generate an interrupt.

Page 145 of 242 V1.0



## 13.4 PWM Complementary Model

### 13.4.1 PWM Block Diagram of Complementary Mode



SC95F751X PWM block diagram of complementary mode

### 13.4.2 PWM Complementary Mode Duty Cycle Configuration

In complementary mode (PWMMD[1: 0] = 1x), PWM40/PWM41, PWM42/PWM43, PWM50/PWM51 and PWM52/PWM53 are divided into four groups, respectively through PDT40[11: 0], PDT42[11: 0] and PDT52[11: 0] adjust the duty ratio;

The registers PDT41[11: 0], PDT43[11: 0], PDT51[11: 0] and PDT53[11: 0] are invalid in the complementary mode.

#### PWM Duty Cycle Adjustment Register PDTxy (Read/Write)

1040H	ENP40	INV40	-	-	PDT40[11: 8]			
1041H		PDT40[7: 0]						
1042H	ENP41	INV41	-	-	PDT41[11: 8]			

Page 146 of 242 V1.0



1044H	ENP42	INV42	-	-	PDT42[11: 8]			
1045H	PDT42[7: 0]							
1046H	ENP43	INV43	-	-	PDT43[11: 8]			
1048H	ENP50	INV50	-	-	PDT50[11: 8]			
1049H	PDT50[7: 0]							
104AH	ENP51	INV51	-	-	PDT51[11: 8]			
104CH	ENP52	INV52	-	-	PDT52[11: 8]			
104DH	PDT52[7: 0]							
104EH	ENP53	INV53	-	-	PDT53[11: 8]			

Bit number	Bit Mnemonic	Description
7	ENPxy (x=4~5, y=0~3)	Pxy port PWM waveform output selection  0: PWM output of Pxy port is turned off and used as GPIO port 1  1: When ENPWM=1, Pxy is used as PWM waveform output port
6	INVnxy (x=4~5, y=0~3)	Pxy port PWM waveform output reverse control  1: PWM waveform output of Pxy port is reversed  0: PWM waveform output of Pxy port is not reversed
3~0	PDTxy [11: 8] (x=4~5, y=0,2)	Pxy port PWM waveform duty cycle length setting  The high-level width of the PWM waveform on the Pxy pin is (PDTxy [11: 0]) PWM clocks

Page 147 of 242 V1.0



Bit number	Bit Mnemonic	Description
7~0	PDTxy [7: 0] (x=4~5, y=0,2)	Pxy and Pxz, z=y+1 port PWM waveform duty cycle length setting The high-level width of the PWM waveform on the Pxy and Pxz pins is (PDTxy [11: 0]) PWM clocks

#### Note:

1. If ENPWM is set to 1, the PWM module is turned on, but ENPnxy=0, the PWM output is turned off and used as a GPIO port. At this time, PWM module can be used as a 12-bit Timer. At this time, EPWM (IE1.1) is set to 1, and PWM will still generate an interrupt.

### 13.4.3 PWM Complementary Mode Dead Time Setting

When the PWM of the SC95F751X works in complementary mode, the dead zone control module can prevent the effective time zones of the two PWM signals of complementary outputs from overlapping each other, so as to ensure that a pair of complementary power switch tubes driven by PWM signals will not be turned on at the same time. .

## PWMDFR (D5H) PWM Dead Time Setting Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	PDF[3: 0]				PDR[3: 0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~4	PDF[3: 0]	Complementary mode:  PWM falling edge dead time= 4*PDF[3: 0] / fHRC

Page 148 of 242 V1.0




## **Super High-Speed Low Power Consumption Flash MCU**

3~0	PDR[3: 0]	Complementary mode:
		PWM rising edge dead time= 4*PDR[3: 0] / fhrc

### 13.4.4 PWM Dead Zone Output Waveform

The following figure is based on the PWM40 and PWM41 in the complementary mode of the dead time adjustment waveform, in order to facilitate the distinction, PWM41 has reversed (INV41=1).



PWM dead zone output waveform

#### 13.5 PWM Waveforms and Directions

The effect of changing SFR parameters on the PWM waveform is as follows:

Page 149 of 242 V1.0






#### 1 Duty cycle change characteristics

When the PWMn outputs a waveform, if the duty cycle needs to be changed, it can be achieved by changing the value of the high-level setting register (PDTxy). But need to pay attention: change the value of PDTxy, the duty ratio will not change immediately, but wait for the end of this cycle and change it in the next cycle.


#### Periodic change characteristics



Periodic change characteristic diagram

When the PWM outputs a waveform, if the period needs to be changed, it can be achieved by changing the value of the period setting register PWMPD. Change the value of PWMPD, the cycle will not change immediately, but wait for the end of the cycle, and change in the next cycle, refer to the figure above.

#### (3) Relationship between period and duty cycle



Relationship between cycle and duty cycle

The relationship between period and duty cycle is shown in the figure above. The premise of this result is that the PWM output inverse control (INVxy) is initially 0. If you want to get the opposite result, you can set INVxy to 1.

Page 150 of 242 V1.0



## 14 General-purpose I/O (GPIO)

The SC95F751X provides up to 46 bidirectional GPIO ports that can be controlled. The input and output control registers are used to control the input and output status of each port. When the port is used as an input, each I/O port has an internal pull-up resistor controlled by PxPHy. The 46 IOs are multiplexed with other functions. Among them, P3 can be set to output 1/4VDD or 1/3VDD voltage, which can be used as a COM driver for LCD display. When the I/O port is in the input or output state, the actual state value of the port is read from the port data register.


Note: The unused and unleaded IO ports should be set to strong push-pull output mode.

## 14.1 GPIO Structure Diagram

#### **Strong Push-pull Output Mode**

In the strong push-pull output mode, it can provide continuous high-current drive: an output greater than 10mA is high, and an output greater than 50mA is low.

The schematic diagram of the port structure of the strong push-pull output mode is as follows:




Strong push-pull output mode

### **Pull-up Input Mode**

In the pull-up input mode, a pull-up resistor is constantly connected to the input port. Only when the input port is pulled low, the low-level signal is detected.

The schematic diagram of the port structure with pull-up input mode is as follows:



Page 151 of 242 V1.0



Input mode with pull-up resistor

## **High Impedance Input Mode (Input only)**

The schematic diagram of the port structure of the high impedance input mode is as follows:

High impedance input mode

Page 152 of 242 V1.0



## 14.2 I/O Port-related Registers

## P0CON (9AH) P0 Port Input/Output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P0C7	P0C6	P0C5	P0C4	P0C3	P0C2	P0C1	P0C0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P0PH (9BH) P0 Port pull-up Resistor Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P0H7	P0H6	P0H5	P0H4	P0H3	P0H2	P0H1	Р0Н0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P1CON (91H) P1 Port Input/Output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P1C7	P1C6	P1C5	P1C4	P1C3	P1C2	P1C1	P1C0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Page 153 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

### P1PH (92H) P1 Port Pull-up Resistor Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P1H7	P1H6	P1H5	P1H4	P1H3	P1H2	P1H1	P1H0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## P2CON (A1H) P2 Port Input/output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P2C7	P2C6	P2C5	P2C4	P2C3	P2C2	P2C1	P2C0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P2PH (A2H) P2 Port Pull-up Resistor Control Register (read/write)

位编号	7	6	5	4	3	2	1	0
Bit Mnemonic	P2H7	P2H6	P2H5	P2H4	P2H3	P2H2	P2H1	P2H0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

P3CON (B1H) P3 Port Input/output Control Register (read/write)

Page 154 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P3C7	P3C6	P3C5	P3C4	P3C3	P3C2	P3C1	P3C0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P3PH (B2H) P3 Port Pull-up Resistor Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P3H7	P3H6	P3H5	P3H4	P3H3	P3H2	P3H1	P3H0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P4CON (C1H) P4 Port Input/output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P4C7	P4C6	P4C5	P4C4	P4C3	P4C2	P4C1	P4C0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

P4PH (C2H) P4 Port Pull-up Resistor Control Register (read/write)

Page 155 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P4H7	P4H6	P4H5	P4H4	P4H3	P4H2	P4H1	P4H0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## P5CON (D9H) P5 Port Input/output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	P5C5	P5C4	P5C3	P5C2	P5C1	P5C0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	0	0	0	0	0	0

### P5PH (DAH) P5 Port Pull-up Resistor Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	P5H5	P5H4	P5H3	P5H2	P5H1	P5H0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	0	0	0	0	0	0

Bit number Bit Mnemonic	Description
-------------------------	-------------

Page 156 of 242 V1.0



7~0	PxCy (x=0~5, y=0~7)	Px port input and output control:  0: Pxy is the input mode (initial value at power-on)  1: Pxy is a strong push-pull output mode
7~0	PxHy (x=0~5, y=0~7)	The Px port pull-up resistor setting is only valid when PxCy=0:  0: Pxy is the high-impedance input mode (initial value at power-up), and the pull-up resistor is turned off;  1: Pxy pull-up resistor is on

## P0 (80H) P0 Port Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## P1 (90H) P1 Port Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Page 157 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

### P2 (A0H) P2 Port Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P2.7	P2.6	P2.5	P2.4	P2.3	P2.2	P2.1	P2.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## P3 (B0H) P3 Port Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### P4 (C0H) P4 Port Data Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P4.7	P4.6	P4.5	P4.4	P4.3	P4.2	P4.1	P4.0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

## P5 (D8H) P5 Port Data Register (read/write)

Page 158 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	P0.x	P0 port latch register data
	(x=0~7)	
7~0	P1.x	P1 port latch register data
	(x=0~7)	
7~0	P2.x	P2 port latch register data
	(x=0~7)	
7~0	P3.x	P3 port latch register data
	(x=0~7)	
7~0	P4.x	P4 port latch register data
	(x=0~7)	
5~0	P5.x	P5 port latch register data
	(x=0~5)	

IOHCON0 (96H) IOH Setting Register 0 (read/write)

Page 159 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P1H	[1: 0]	P1L[	1: 0]	P0H	[1: 0]	P0L[	1: 0]
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~6	P1H[1: 0]	P1 high four IOH settings
		00: Set P1 high four IOH level 0 (maximum);
		01: Set P1 high four IOH level 1;
		10: Set P1 high four IOH level 2;
		11: Set P1 high four IOH level 3 (minimum);
5~4	P1L[1: 0]	P1 low four IOH settings
		00: Set P1 low four IOH level 0 (maximum);
		01: Set P1 lower four IOH level 1;
		10: Set P1 low four IOH level 2;
		11: Set P1 low four IOH level 3 (minimum);
3~2	P0H[1: 0]	P0 high four IOH settings
		00: Set P0 high four IOH level 0 (maximum);
		01: Set P0 high four IOH level 1;
		10: Set P0 high four IOH level 2;
		11: Set P0 high four IOH level 3 (minimu
1~0	P0L[1: 0]	P0 low four IOH settings

Page 160 of 242 V1.0



00: Set P0 low four IOH level 0 (maximum);
01: Set P0 lower four IOH level 1;
10: Set P0 lower four IOH level 2;
11: Set P0 low four IOH level 3 (minimum);

## IOHCON1 (97H) IOH Setting Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	P3L[	[1: 0]	P2H	[1: 0]	P2L[	[1: 0]
R/W	-	-	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
5~4	P3L[1: 0]	P3 lower four IOH settings
		00: set P3 lower four IOH level 0 (maximum);
		01: Set P3 lower four IOH level 1;
		10: Set P3 lower four IOH level 2;
		11: Set P3 low four IOH level 3 (minimum);
3~2	P2H[1: 0]	P2 high four IOH settings
		00: Set P2 high four IOH level 0 (maximum);
		01: Set P2 high four IOH level 1;
		10: Set P2 high four IOH level 2;
		11: Set P2 high four IOH level 3 (minimum);

Page 161 of 242 V1.0



1~0	P2L[1: 0]	P2 lower four IOH settings
		00: Set P2 lower four IOH level 0 (maximum);
		01: Set P2 lower four IOH level 1;
		10: Set P2 lower four IOH level 2;
		11: Set P2 low four IOH level 3 (minimum);
7~6	-	Reserved

Page 162 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

## 15 LCD/LED Display Driver

The SC95F751X integrates hardware LCD/LED display drive circuit inside, which can facilitate users to realize LCD and LED display drive. Its main features are as follows:

- 1. Choose one of LCD and LED display driver;
- 2. LCD and LED display drivers share related IO ports and registers.

#### The LCD display driver functions are as follows:

- 1. Four display drive modes are available: 8 X 24, 6 X 26, 5 X 27, or 4X 28 segments;
- 2. Two kinds of offset methods are available: 1/4 Bias and 1/3 Bias;
- 3. 4 levels of com port drive capability are optional;
- 4. The display drive circuit can choose the built-in 32kHz LRC or external 32k oscillator as the clock source, the frame frequency is about 64Hz.

#### The LED display driver functions are as follows:

- 1. Four display drive modes are available: 8 X 24, 6 X 26, 5 X 27, or 4X 28 segments;
- 2. Seg port drive capability is optional in 4 levels;
- 3. The display drive circuit can select the built-in 32kHz LRC or external 32k oscillator as the clock source, and the frame frequency is about 64Hz.

## 15.1 LCD/LED Display Drive-related Registers

#### DDRCON (93H) Display Drive Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0	
Bit Mnemonic	DDRON	DMOD	DUTY[1: 0]		VLCD[3: 0]				
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	

	Bit number [	Bit Mnemonic	Description
--	--------------	--------------	-------------

Page 163 of 242 V1.0



7	DDRON	LCD/LED display drive enable control  0: display driver scanning is off  1: The display driver scan is turned on
6	DMOD	LCD/LED display drive mode  0: LCD mode;  1: LED mode
5~4	DUTY[1: 0]	LCD/LED display duty control  00: 1/8 duty cycle, S4~S27 are segments, C0~C7 are common;  01: 1/6 duty cycle, S2~S27 are segments, C2~C7 are common;  10: 1/5 duty cycle, S1~S27 are segments, C3~C7 are common;  11: 1/4 duty cycle, S0~S27 is segment, C4~C7 is common, or S4~S27 is segment, C0~C3 is common
3~0	VLCD[3: 0]	LCD voltage regulation  VLCD=V <sub>DD</sub> *(17+VLCD[3: 0])/32

## P0VO (9CH) P0 Port Display Driver Output Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P07VO	P06VO	P05VO	P04VO	P03VO	P02VO	P01VO	P00VO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
------------	--------------	-------------

Page 164 of 242 V1.0



7~0	P0nVO	Open P0n port display driver output
		0: Disable the display driver output function of P0n port
		1: Enable the display driver output function of P0n port

## P1VO (94H) P1 Port Display Driver Output Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P17VO	P16VO	P15VO	P14VO	P13VO	P12VO	P11VO	P10VO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description			
7~0	P1nVO	Open P1n port display driver output  0: Disable the display driver output function of P1n port			
		1: Enable the display driver output function of P1n port			

## P2VO (A3H) P2 Port Display Driver Output Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P27VO	P26VO	P25VO	P24VO	P23VO	P22VO	P21VO	P20VO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Page 165 of 242 V1.0



Bit number	Bit Mnemonic	Description
7~0	P2nVO	Open P2n port display driver output  0: Disable the display driver output function of P2n port  1: Enable the display driver output function of P2n port

## P3VO (B3H) P3 Port Display Driver Output Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	P37VO	P36VO	P35VO	P34VO	P33VO	P32VO	P31VO	P30VO
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	P3nVO	Open P3n port display driver output  0: Disable the display driver output function of P3n port  1: Enable the display driver output function of the P3n port

## OTCON (8FH) Output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	USMD	1[1: 0]	USMD	00[1: 0]	VOIR	:S[1: 0]	scs	BIAS

Page 166 of 242 V1.0



| R/W |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| POR | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit number	Bit Mnemonic	Description
3~2	VOIRS[1: 0]	LCD voltage output port voltage divider resistance selection
		00: Set the total resistance of the internal voltage divider to be $100 k\Omega$
		01: Set the total resistance of the internal voltage divider resistor to $200 k\Omega$
		10: Set the total resistance of the internal voltage divider to $400 k\Omega$
		11: Set the total resistance of the internal voltage divider to $800 k\Omega$
		Each time Common is switched, the first 1/16 time is fixed to select a 100k resistor, and the last 15/16 time is switched to the resistance value selected by VORIS
1	SCS	LCD/LED Segment/Common multiplex pin selection
		0: When set to 1/4 duty cycle, S0~S27 are segments and C4~C7 are common
		1: When set to 1/4 duty cycle, S4~S27 are segments and C0~C3 are common
0	BIAS	LCD display drive bias voltage setting:
		0: 1/4 bias voltage;
		1: 1/3 bias voltage

## 15.2 LCD/LED Display RAM Configuration

Address	7	6	5	4	3	2	1	0
	СОМ7	СОМ6	COM5	COM4	СОМЗ	COM2	COM1	СОМО

Page 167 of 242 V1.0



1000H	SEG0							
1001H	SEG1							
1002H	SEG2							
1003H	SEG3							
1004H	SEG4							
1005H	SEG5							
1006H	SEG6							
1007H	SEG7							
1008H	SEG8							
1009H	SEG9							
100AH	SEG10							
100BH	SEG11							
100CH	SEG12							
100DH	SEG13							
100EH	SEG14							
100FH	SEG15							
1010H	SEG16							
1011H	SEG17							

Page 168 of 242 V1.0




## **Super High-Speed Low Power Consumption Flash MCU**

| 1012H | SEG18 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 1013H | SEG19 |
| 1014H | SEG20 |
| 1015H | SEG21 |
| 1016H | SEG22 |
| 1017H | SEG23 |
| 1018H | SEG24 |
| 1019H | SEG25 |
| 101AH | SEG26 |
| 101BH | SEG27 |


## 15.3 LCD Waveform

### 15.3.1 1/3Bias LCD Waveform




1/3 Bias LCD Gated and non-gated voltages

Page 169 of 242 V1.0




1/3 Bias Waveforms of COM and SEG in LCD applications

#### 15.3.2 1/4Bias LCD Waveform



Page 170 of 242 V1.0


### 1/4 Bias LCD Gated and non-gated voltages



1/4 Bias Waveforms of COM and SEG in LCD applications

Page 171 of 242 V1.0

### 15.4 LED Waveform



Waveforms of COM and SEG in LED applications

## 15.5 LCD/LED Example

### 15.5.1 LCD Configuration Demo Program

unsigned char xdata LCDRAM[30] \_at\_ 0x1000;

unsigned char lcd\_addr;

unsigned char lcd\_data;

DDRCON  $\mid$ = 0x00; //0: LCD mode 1: LED mode

DDRCON |= 0x30; //1/4 Duty cycle

DDRCON = 0x07; // VLCD= $V_{DD}*3/4$ 

DDRCON |= 0x80; // Display driver scan on

P0VO = 0xFF; // Open the display driver output function of P0 port

P1VO = 0xFF; // Open the display driver output function of P1 port

P2VO = 0xFF; // Open the display driver output function of P2 port

Page 172 of 242 V1.0



## Super High-Speed Low Power Consumption Flash MCU

P3VO = 0xFF; // Open the display driver output function of P3 port

OTCON = 0x06; // Set the total resistance of the internal voltage divider resistor to  $200K\Omega$ 

//1/4 Bias voltage; S4~S27 is segment,C0~C3 is common

LCDRAM[lcd\_addr] = lcd\_data; /Write the value to be displayed to the LCD RAM

### 15.5.2 LED Configuration Demo Program

unsigned char xdata LEDRAM[30] \_at\_ 0x1000;

unsigned char led\_addr;

unsigned char led data;

DDRCON = 0x4F; //0: LCD mode1 : LED mode

//LED mode; 1/8 Duty cycle

//S4~S27 is segment, C0~C7 is common;

DDRCON = 0x80; // Display driver scan on

IOHCON0 = 0xC0; // Set P1 high four IOH level 3 (minimum), other pins IOH level 0

(maximum)

IOHCON1 = 0x00;

POVO = 0xFF; // Open the display driver output function of P0 port

P1VO = 0xFF; // Open the display driver output function of P1 port

P2VO = 0xFF; // Open the display driver output function of P2 port

P3VO = 0xFF; // Open the display driver output function of P3 port

OTCON = 0x00;

LCDRAM[led\_addr] = led\_data; //Write the value to be displayed to the LED RAM

Page 173 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

## **16 SERIAL INTERFACE (UART0)**

The SC95F751X supports a full-duplex serial port, which can be conveniently used for connection with other devices or equipment, such as Wifi module circuit or other UART communication interface driver chip. The functions and features of UART0 are as follows:

- 1. Three communication modes are available: Mode 0, Mode 1 and Mode 3;
- 2. Can choose Timer 1 or Timer 2 as the baud rate generator;
- 3. Interrupt RI/TI can be generated after transmission and reception are completed, and the interrupt flag needs to be cleared by software.

#### SCON (98H) Serial Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~6	SM0~1	<ul> <li>Serial communication mode control bit</li> <li>00: Mode 0, 8-bit half-duplex synchronous communication mode, serial data is sent and received on the RX pin. The TX pin is used as the transmit shift clock. 8 bits are sent and received per frame, the low bit is received or sent first;</li> <li>01: Mode 1, 10-bit full-duplex asynchronous communication, consisting of 1 start bit, 8 data bits and 1 stop bit, the communication baud rate is variable;</li> <li>10: reserved;</li> <li>11: Mode 3, 11-bit full-duplex asynchronous communication, consisting of 1 start bit, 8 data bits, a programmable 9th bit, and 1 stop bit. The communication baud rate is variable.</li> </ul>
5	SM2	Serial communication mode control bit 2, this control bit is only valid for mode 3

Page 174 of 242 V1.0



4	REN	0: set RI to generate an interrupt request every time a complete data frame is received;  1: When a complete data frame is received, RI will be set to generate an interrupt request only when RB8=1.  The baud rate override setting bit is only valid in mode 0 (SM0~1 = 00):  0: The serial port runs at 1/12 of the system clock  1: The serial port runs at 1/4 of the system clock  Receive enable control bit  0: data reception is not allowed;  1: Allow receiving data.
3	TB8	Only valid for mode 3, which is the 9th bit of the transmitted data
2	RB8	Only valid for mode 3, the 9th bit of the received data
1	TI	Transmit interrupt flag
0	RI	Receive interrupt flag

## SBUF (99H) Serial Data Buffer Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic				SBUF	[7: 0]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

	Bit number	Bit Mnemonic	Description
--	------------	--------------	-------------

Page 175 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

7~0	SBUF[7: 0]	Serial data buffer register
		SBUF contains two registers: a transmit shift register and a receive latch. The data written to SBUF will be sent to the transmit shift register and start the transmission process. Reading SBUF will return the contents of the receive latch.

## 16.1 Baud Rate of Serial Communication

In mode 0, the baud rate can be programmed to 1/12 or 1/4 of the system clock:

- 1. SM2=0, the serial port runs at 1/12 of the system clock;
- 2. SM2=1, the serial port runs at 1/4 of the system clock.

In Mode 1 and Mode 3, the baud rate can be selected from Timer 1 or Timer 2 overflow rate.

Set the TCLK (TXCON.4) and RCLK (TXCON.5) bits to 1 to select Timer 2 as the baud clock source for TX and RX (see the timer section for details). Regardless of whether TCLK or RCLK is logic 1, Timer 2 is a baud rate generator. If TCLK and RCLK are logic 0, Timer 1 serves as the baud clock source for Tx and Rx.

The baud rate formulas for Mode 1 and Mode 3 are shown below, where [TH1, TL1] is the 16-bit counter register of Timer 1, and [RCAPXH, RCAPXL] is the 16-bit reload register of Timer 2.

1. Use Timer 1 as the baud rate generator. Timer 1 must stop counting, that is, TR1=0:

$$BaudRate = \frac{fsys}{[TH1,TL1]}; \text{ (Note: [TH1, TL1] must be bigger than 0x0010)}$$

2. Use Timer 2 as the baud rate generator:

$$BaudRate = \frac{fsys}{[RCAPXH,RCAPXL]}; (Note: [RCAPXH, RCAPXL] \text{ must be bigger than } 0x0010)$$

Page 176 of 242 V1.0



## 17 SPI/TWI/UART Serial Interface (USCI)

Symbol	Address	Description	7	6	5	4	3	2	1	0	POR
US0CO N0	95H	USCI0 control register 0		US0CON0[7: 0]					0000000 0b		
US0CO N1	9DH	USCI0 control register 1	US0CON1[7: 0]						0000000 0b		
US0CO N2	9EH	USCI0 control register 2				US0CO	N2[7: 0]				0000000 0b
US0CO N3	9FH	USCI0 control register 3				US0CO	N3[7: 0]				0000000 0b
US1CO N0	A4H	USCI1 control US1CON0[7: 0] register 0						0000000 0b			
US1CO N1	A5H	USCI1 control register 1		US1CON1[7: 0]							0000000 0b
US1CO N2	А6Н	USCI1 control register 2							0000000 0b		
US1CO N3	А7Н	USCI1 control register 3		US1CON3[7: 0]						0000000 0b	
US2CO N0	C4H	USCI2 control register 0 US2CON0[7: 0]						0000000 0b			
US2CO N1	C5H	USCI2 control register 1	ntrol US2CON1[7: 0]						0000000 0b		
US2CO N2	C6H	USCI2 control register 2	US2CON2[7: 0]						0000000 0b		
US2CO N3	С7Н	USCI2 control register 3		US2CON3[7: 0]						0000000 0b	

The SC95F751X internally integrates three three-select one universal serial circuits interface (referred to as USCI), which can facilitate the connection between MCU and devices or equipment with different interfaces. The user

Page 177 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

can configure the USCI interface to any one of SPI, TWI and UART through the USMD1[1: 0], USMD0[1: 0] bits of the configuration register OTCON, or the USMD2[1: 0] bits of TMCON. Its characteristics are as follows:

- 1. SPI mode can be configured as one of master mode or slave mode, with 8-bit or 16-bit transmission mode
- 2. TWI mode communication can be configured as master mode or slave mode
- 3. There are three UART modes:
  - ① Mode 0: 8-bit half-duplex synchronous communication
  - 2 Mode 1: 10-bit full-duplex asynchronous communication
  - 3 Mode 3: 11-bit full-duplex asynchronous communication

The specific configuration method is as follows:

#### OTCON (8FH) Output Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	USMD	1[1: 0]	USMD0[1: 0]		VOIRS[1: 0]		SCS	BIAS
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~6	USMD1[1: 0]	USCI1 Communication mode control bit  00: USCI1 close  01: USCI1 Set to SPI communication mode;  10: USCI1 Set to TWI communication mode;  11: USCI1 Set to UART communication mode;
5~4	USMD0[1: 0]	USCI0 Communication mode control bit 00: USCI0 close

Page 178 of 242 V1.0



01: USCI0 Set to SPI communication mode;
10: USCI0 Set to TWI communication mode;
11: USCI0 Set to UART communication mode;

#### TMCON (8EH) Timer Frequency Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	USMD	2[1: 0]	-	-	-	-	T1FD	T0FD
R/W	R/W	R/W	-	-	-	-	R/W	R/W
POR	0	0	х	х	х	х	0	0

Bit number	Bit Mnemonic	Description
7~6	USMD2[1: 0]	USCI2 Communication mode control bit
		00: USCI2 close
		01: USCI2 set to SPI communication mode;
		10: USCI2 set to TWI communication mode;
		11: USCI2 set to UART communication mode;

### 17.1 SPI

USMDn[1: 0] = 01, n=0 $\sim$ 2, select one of three serial interface USCI is configured as SPI interface:

- USTXn as MOSI signal
- USRXn as MISO signal
- USCKn as CLK signal

Serial Peripheral Device Interface (SPI for short) is a high-speed serial communication interface that allows the MCU to perform full-duplex, synchronous serial communication with peripheral devices (including other MCUs).

Page 179 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

Note: The SPI clock rate can reach up to 16MHz, but when the load on the communication port increases, the waveform output by the port will be distorted, causing abnormal communication timing. Therefore, when the SPI communication rate exceeds 10MHz, users need to consider the load on the port to ensure normal communication!

### 17.1.1 SPI Operation Related Registers

US0CON0 (95H) SPI0 control register (read/write)

US1CON0 (A4H) SPI1 control register (read/write)

US2CON0 (C4H) SPI2 control register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	SPEN	-	MSTR	CPOL	СРНА	SPR2	SPR1	SPR0
R/W	R/W	-	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	х	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7	SPEN	SPI Enable control  0: close SPI  1: open SPI
5	MSTR	SPI master-slave selection  0: SPI is slave device  1: SPI is master device
4	CPOL	Clock polarity control bit  0: SCK is low in idle state  1: SCK is high in idle state

Page 180 of 242 V1.0



# Super High-Speed Low Power Consumption Flash MCU

3	СРНА	Clock phase control bit  0: Collect data on the first edge of the SCK cycle  1: Collect data on the second edge of the SCK cycle
2~0	SPR[2: 0]	SPI Clock rate selection bit 000: fsys
		001: fsys/2
		010: fsys/4
		011: fsys/8
		100: fsys/16
		101: fsys/32
		110: fsys/64
		111: fsys/128
		Note: The SPI clock rate can reach up to 16MHz, but when the load on the communication port increases, the waveform output by the port will be distorted, causing abnormal communication timing. Therefore, when the SPI communication rate exceeds 10MHz, users need to consider the load on the port to ensure normal communication!
1	-	Reserved

Page 181 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

**US0CON1 (9DH) SPI0 Status Register (read/write)** 

US1CON1 (A5H) SPI1 Status Register (read/write)

US2CON1 (C5H) SPI2 Status Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	SPIF	WCOL	-	-	-	DORD	SPMD	-
R/W	R/W	R/W	-	-	-	R/W	R/W	-
POR	0	0	х	x	x	0	0	х

Bit number	Bit Mnemonic	Description
7	SPIF	SPI data transmission flag  0: Cleared by software  1: Indicates that data transmission has been completed, set by hardware
6	WCOL	Write conflict flag  0: Cleared by software, indicating that the write conflict has been processed  1: Set by hardware to indicate that a conflict is detected  Transmission direction selection bit
2	DORD	Transmission direction selection bit  0: MSB is sent first  1: LSB first sent
1	SPMD	SPI transmission mode selection: 0: 8-bit mode

Page 182 of 242 V1.0



		1: 16-bit mode
5~3,0	-	Reserved

US0CON2 (9EH) SPI0 Data register low byte (read/write)

US1CON2 (A6H) SPI1 Data register low byte (read/write)

US2CON2 (C6H) SPI2 Data register low byte (read/write)

Bit number	7	6	5	4	3	2	1	0		
Bit Mnemonic		SPDL[7: 0]								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
POR	0	0	0	0	0	0	0	0		

Bit number	Bit Mnemonic	Description					
7~0	SPDL[7: 0]	SPI data buffer register low byte (8/16 bit mode)  Low byte of data written to data register SPD  Read data low byte of data register SPD					
		Troud data ion byte or data rogicio. Of b					

**US0CON3 (9FH) SPI0 Data register high byte (read/write)** 

US1CON3 (A7H) SPI1 Data register high byte (read/write)

US2CON3 (C7H) SPI2 Data register high byte (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic				SPDH	l[7: 0]			

Page 183 of 242 V1.0



| R/W |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| POR | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit number	Bit Mnemonic	Description
7~0	SPDH[7: 0]	SPI data buffer register high byte (only for 16-bit mode)
		High byte of data written to data register SPD
		Read data high byte of data register SPD
		Note: When SPI is set to 16-bit mode, you must write the high byte first, then write the low byte, and start sending immediately after the low byte is written

### 17.1.2 Signal Description

#### Master-Out/Slave-In (MOSI):

This signal connects the master device and a slave device. Data is serially transmitted from the master device to the slave device through MOSI, the master device outputs, and the slave device inputs.

#### Master-In and Slave-Out (MISO):

This signal connects the slave device and the master device. Data is serially transmitted from the slave device to the master device through MISO, the slave device is output, and the master device is input. When the SPI is configured as a slave device and not selected, the MISO pin of the slave device is in a high impedance state.

#### SPI Serial Clock (SCK):

The SCK signal is used to control the synchronous movement of input and output data on the MOSI and MISO lines. A byte is transmitted on the wire every 8 clock cycles. If the slave is not selected, the SCK signal is ignored by the slave.

#### 17.1.3 Operating Modes

SPI can be configured as one of master mode or slave mode. The configuration and initialization of the SPI module are completed by setting the SPI control register USnCON0 (n=0~2) and the SPI status register USnCON1. After the configuration is completed, the data transfer is completed by setting the SPI data registers USnCON2, USnCON3 (hereinafter referred to as SPD).

During SPI communication, data is shifted in and out serially synchronously. The serial clock line (SCK) keeps the movement and sampling of data on the two serial data lines (MOSI and MISO) synchronized. If the slave is not selected, it cannot participate in activities on the SPI bus.

Page 184 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

When the SPI master device transmits data to the slave device through the MOSI line, the slave device sends the data to the master device as a response via the MISO line, which realizes the synchronous full-duplex transmission of data sending and receiving under the same clock. The sending shift register and the receiving shift register use the same special function address. Writing to the SPI data register SPD will write to the sending shift register, and reading the SPD will get the data of the receiving shift register.

The SPI interface of some devices will lead to the SS pin (slave device selection pin, active low). When communicating with the SPI of the SC95F751X, the connection mode of the SS pin of other devices on the SPI bus needs to be connected according to different communication modes. The following table lists the connection modes of the SS pin of other devices on the SPI bus in different SPI communication modes of the SC95F751X:

SC95F751X SPI	Other devices on the SPI bus	Mode	Slave SS (Slave selection pin)
Master mode	Slave mode	One master and one slave	Pull down
		One master and multiple slaves	The SC95F751X leads to multiple I/Os, which are connected to the SS pin of the slave. Before data transmission, the SS pin of the slave device must be set low
Slave mode	Master mode	One master and one slave	Pull up

#### **Master Mode**

#### Mode Startup:

The SPI master device controls the start of all data transfers on the SPI bus. When the MSTR bit in the SPI control register USnCON0 is set to 1, the SPI runs in the master mode and only one master device can start the transfer.

#### Transmitting:

In SPI master mode, perform the following operations on SPD: write a byte of data to SPDL in 8-bit mode or write the high byte to SPDH first, and then write the low byte to SPDL in 16-bit mode, the data will be Will be written to the transmit shift buffer. If there is already a data in the transmit shift register, the main SPI generates a WCOL signal to indicate that the write is too fast. But the data in the transmission shift register will not be affected, and the transmission will not be interrupted. In addition, if the transmission shift register is empty, the master device immediately shifts the data in the transmission shift register to the MOSI line in accordance with the SPI clock frequency on SCK. When the transfer is complete, the SPIF bit in the SPI status register USnCON1 is set to 1. If the SPI interrupt is enabled, an interrupt will also be generated when the SPIF bit is set.

#### Receiving:

When the master device transmits data to the slave device through the MOSI line, the corresponding slave device also transmits the contents of its transmitting shift register to the receiving shift register of the master

Page 185 of 242 V1.0



#### **Super High-Speed Low Power Consumption Flash MCU**

device through the MISO line, realizing full-duplex operation. Therefore, the SPIF flag position 1 means that the transmission is complete and the data is received. The data received by the slave device is stored in the receive shift register of the master device according to the MSB or LSB first transmission direction. When a byte of data is completely moved into the receive register, the processor can obtain the data by reading the SPD.

#### Slave mode

#### Mode Startup:

When the MSTR bit in the SPI control register USnCON0 register is cleared to 0, SPI runs in slave mode.


#### Transmitting and Receiving :

In slave mode, according to the SCK signal controlled by the master device, data is shifted in through the MOSI pin, and the MISO pin is shifted out. A bit counter records the number of edges of SCK. When the receiving shift register shifts in 8-bit data (one byte) and the sending shift register shifts out 8-bit data (one byte), the SPIF flag bit is set to 1. The data can be obtained by reading the SPD register. If the SPI interrupt is enabled, an interrupt will also be generated when SPIF is set. At this time, the receiving shift register keeps the original data and the SPIF bit is 1, so that the SPI slave device will not receive any data until SPIF is cleared. The SPI slave device must write the data to be transmitted into the transmit shift register before the master device starts a new data transmission. If no data is written before starting to send, the slave device will transmit the "0x00" byte to the master device. If the SPD write operation occurs during the transfer, the WCOL flag of the SPI slave device is set to 1, that is, if the transfer shift register already contains data, the WCOL bit of the SPI slave device is set to 1, indicating that the write SPD conflicts. But the data of the shift register is not affected, and the transmission will not be interrupted.

#### 17.1.4 Transfer Form

By software setting the CPOL bit and CPHA bit of the SPI control register USnCON0, the user can select four combinations of SPI clock polarity and phase. The CPOL bit defines the polarity of the clock, that is, the level state when idle, and it has little effect on the SPI transmission format. The CPHA bit defines the phase of the clock, that is, defines the clock edge that allows data sampling and shifting. In the two devices of master-slave communication, the setting of the clock polarity phase should be the same.

When CPHA = 0, the first edge of SCK captures data, and the slave must prepare the data before the first edge of SCK.




Page 186 of 242 V1.0



CPHA = 0 Data transfer diagram

When CPHA = 1, the master device outputs data to the MOSI line on the first edge of SCK, the slave device uses the first edge of SCK as the start signal, and the second edge of SCK starts to capture data, so the user must The operation of writing SPD is completed within two edges of one SCK. This form of data transmission is the preferred form of communication between a master device and a slave device.



CPHA = 1 Data transfer diagram

#### 17.1.5 Error Detection

Writing to SPD during the data transmission sequence will cause a write conflict, and the WCOL bit in the SPI status register USnCON1 is set to 1. WCOL bit 1 will not cause interruption, and transmission will not be aborted. The WCOL bit needs to be cleared by software.

#### 17.2 TWI

USMDn[1: 0] = 10,n=0~2 One of three serial interface USCI is configured as TWI interface:

- USTXn as SDA signal
- USCKn as CLK signal

The SC95F751X can be set as master or slave mode according to application requirements during TWI communication.

US0CON0 (95H) TWI0 Control Register 0 (read/write)

US1CON0 (A4H) TWI1 Control Register 0 (read/write)

US2CON0 (C4H) TWI2 Control Register 0 (read/write)

Bit number	7	6	5	4	3	2	1	0
------------	---	---	---	---	---	---	---	---

Page 187 of 242 V1.0



Bit Mnemonic	TWEN	TWIF	MSTR	GCA	АА	STATE[2: 0]		
R/W	R/W	R/W	Read	Read	R/W	Read	Read	Read
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description					
7	TWEN	0: Disable TWI					
6	TWIF	TWI enable control  0: Disable TWI  1: Enable TWI  TWI interrupt flag  1. Cleared by software  2. Under the following conditions, the interrupt flag bit is set by hardware:  1) Master mode:  ① Send start signal ② After sending the address frame ③ Receive or send the data frame  2) Slave mode: ① The first frame address matches successfully ② Successfully receive or send 8-bit data ③ Receive repeated start condition ④ The slave receives a stop signal  Master-slave flag					
5	MSTR	Master-slave flag 0: Slave mode					

Page 188 of 242 V1.0



# Super High-Speed Low Power Consumption Flash MCU

	1	1: Main mode
		1. Wall mode
		Description:
		1. When the TWI interface sends a start condition to the bus, it will automatically switch to the main mode, and the hardware will set this bit at the same time;
		2. When a stop condition is detected on the bus, the hardware clears this bit.
4	GCA	General address response flag
		0: Non-response general address
		1: When GC is set to 1 and the general address matches at the same time, this bit is set to 1 by hardware and automatically cleare
3	AA	Answer enable bit
		0: No response, return UACK (the response bit is high)
		1: After receiving a matching address or data, a response ACK is returned
2~0	STATE[2: 0]	State machine status flag
		Slave mode:
		000: The slave is in the idle state, waiting for TWEN to be set to 1, and detecting the TWI start signal. When the slave receives the stop condition, the jump will go to this state
		001: The slave is receiving the first frame address and read/write bit (the 8th bit is the read/write bit, 1 is read, and 0 is write). The slave will jump to this state after receiving the start condition
		010: Slave receiving data status
		011: slave sending data status
		100: In the state of sending data from the slave, when the master returns to UACK, it jumps to this state and waits for a restart signal or a stop signal.
		101: When the slave is in the sending state, writing 0 to AA will enter this state, waiting for a restart signal or a stop signal.
		110: If the address of the slave does not match the address sent by the master, it will jump to this state and wait for a new start condition or stop condition.

Page 189 of 242 V1.0



Master mode:
000: The state machine is idle
001: The Master sends the start condition or the Master is sending the slave device address
010: Master sends data
011: Master receives data
100: The master sends a stop condition or receives a UACK signal from the slave

US0CON1 (9DH) TWI0 Control Register 1 (read/write)

US1CON1 (A5H) TWI1 Control Register 1 (read/write)

US2CON1 (C5H) TWI2 Control Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	TXnE/ RXnE	STRETCH	STA	STO		TWC	CK[3: 0]	
R/W	Read Only	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7	TXnE/RXnE	Send/receive complete flag
		In the following situations, TXE/RXnE is set to 1
		Master mode:
		① The Master sends an address frame (write) and receives an ACK from the slave
		② The master sends the data and receives the slave ACK

Page 190 of 242 V1.0



		③ The Master receives the data, and the Master returns ACK from the slave
		Slave mode:
		① The slave receives the address frame (read), and it matches the slave address (TWA)
		② The slave receives the data, and the slave returns an ACK to the master
		③ The slave sends the data and receives the master ACK (AA=1)
		Reading and writing to TWIDAT will clear this flag.
6	STRETCH	Allow clock extension (slave mode)
		0: disable clock extension
		1: Allow clock extension, the Master needs to support the clock extension function
		Description: After the data transmission is completed, and ACK is 0, clock stretching occurs at this time
5	STA	Start bit
		Set "1" to generate start condition, TWI will switch to Master mode
		Software can set or clear this bit, or it can be cleared by hardware when the start condition is issued.
4	sто	Master mode stop bit
		Set to "1" in the Master mode, a stop condition will be generated after the current byte is transmitted or the start condition is sent
		Software can set or clear this bit, or it can be cleared by hardware when a stop condition is detected.
3~0	TWCK[3: 0]	TWI communication rate setting in Master mode:
		0000: f <sub>HRC</sub> /1024
		0001: f <sub>HRC</sub> /512
		0010: f <sub>HRC</sub> /256
		0011: f <sub>HRC</sub> /128
		0100: f <sub>HRC</sub> /64

Page 191 of 242 V1.0



	0101: f <sub>HRC</sub> /32
	0110: f <sub>HRC</sub> /16
	Others: Reserved
	Note:
	1. The setting is invalid in slave mode. The maximum clock
	frequency is 400kHz;
	frequency is 400kHz;  2. The clock source of TWI is fixed at f <sub>HRC</sub> = 32MHz

US0CON2 (9EH) TWI0 Address Register (read/write)

US1CON2 (A6H) TWI1 Address Register (read/write)

US2CON2 (C6H) TWI2 Address Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		TWA[6: 0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~1	TWA[6: 0]	TWI address register  TWA[6: 0] cannot be written as all 0s, 00H is dedicated to general address addressing. Invalid setting in Master mode
0	GC	TWI general address enable  0: Forbid to respond to general address 00H  1: Allow response to general address 00H

Page 192 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

US0CON3 (9FH) TWI0 Data Buffer Register (read/write)

US1CON3 (A7H) TWI1 Data Buffer Register (read/write)

US2CON3 (C7H) TWI2 Data Buffer Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		TWDAT[7: 0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	TWDAT[7: 0]	TWI Data buffer register

#### 17.2.1 Signal Description

#### TWI Clock Signal Line(SCL)

The clock signal is sent by the master and connected to all slaves. One byte of data is transmitted every 9 clock cycles. The first 8 cycles are used for data transmission, and the last clock is used as the receiver's response clock. It should be high when it is idle, pulled up by the pull-up resistor on the SCL line.

#### TWI Data Signal Line(SDA)

SDA is a bidirectional signal line, which should be high when it is idle, and is pulled high by the pull-up resistor on the SDA line.

## 17.2.2 Slave Operating Mode

#### Mode Start:

When the TWI enable flag is turned on (TWEN = 1) and the start signal sent by the Master is received at the same time, the mode is started.

The slave enters the state of receiving the first frame address (STATE[2: 0] = 001) from the idle mode (STATE[2: 0] = 000), and waits for the first frame of data from the master. The first frame of data is sent by the Master, including 7-bit address bits and 1 bit for reading and writing. All slaves on the TWI bus will receive

Page 193 of 242 V1.0




### Super High-Speed Low Power Consumption Flash MCU

the first frame of data from the Master. The Master releases the SDA signal line after sending the first frame of data. If the address sent by the Master is the same as the value in a slave's own address register, it means that the slave is selected. The selected slave will judge the 8th bit on the bus, that is, the data read and write bit (=1, read command) ;=0, write command), then occupy the SDA signal line, give the Master a low-level response signal in the 9th clock cycle of SCL, and then release the bus. After the slave is selected, it will enter different states according to the different read and write bits:

#### Non-general Address Response, Slave Device Receiving Mode:

If the read/write bit received in the first frame is write (0), the slave enters the slave receiving state (STATE[2: 0] = 010) and waits for the data sent by the Master. The master must release the bus every time it sends 8 bits and wait for the response signal from the slave in the 9th cycle.

- If the response signal of the slave is low, the communication of the master can be in the following three ways:
  - 1) Continue to send data;
  - 2) Resend the start signal (start), at this time the slave re-enters the state of receiving the first frame address (STATE[2: 0] = 001);
  - 3) Send a stop signal to indicate the end of this transmission, and the slave returns to the idle state, waiting for the next start signal from the Master.




2. If the slave responds to a high level (during the receiving process, the AA value in the slave register is rewritten to 0), it means that after the current byte is transmitted, the slave will actively end the transmission and return to the idle state (STATE[2: 0] = 000), no longer receive data from the Master.

Page 194 of 242 V1.0




## **Super High-Speed Low Power Consumption Flash MCU**



#### Non-general Address Response, Slave Device Transmitting Mode:

If the read/write bit received in the first frame is read (1), the slave will occupy the bus and send data to the Master. Every time 8 bits of data are sent, the slave releases the bus and waits for the response from the master:

If the master responds with a low level, the slave continues to send data. In the process of sending, if the AA value in the slave register is rewritten to 0, the slave will actively end the transmission and release the bus after the current byte is transmitted, and wait for the stop signal or restart signal of the master (STATE[2: 0] = 101).




2. If the master responds to a high level, the slave STATE[2: 0] = 100, waiting for the master's stop signal or restart signal.

Page 195 of 242 V1.0




## **Super High-Speed Low Power Consumption Flash MCU**



#### General Address Response:

When GC=1, the general address is allowed to be used at this time. The slave enters the state of receiving the first frame address (STATE[2: 0] = 001), the address bit data in the first frame of data received is 0x00, and all slaves respond to the master at this time. The read and write bits sent by the master must be write (0), and all slaves enter the state of receiving data (STATE[2: 0] = 010) after receiving. The Master releases the SDA line every time 8 data is sent, and reads the status on the SDA line:

- 1. If there is a response from the slave, the communication of the master can be in the following three ways:
  - 1) Continue to send data;
  - 2) Restart;
  - 3) Send a stop signal to end this communication.



2. If no slave responds, SDA is idle.

Note: When using the universal address in the one-master multiple-slave mode, the read and write bits sent by the Master cannot be in the read (1) state, otherwise, all devices on the bus will respond except for the device sending the data.

#### 17.2.3 Slave Mode Operation Steps

Page 196 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

- Configure USMDn[1: 0] and select TWI mode;
- 2. Configure the TWIn control registers USnCON0 and USnCON1;
- 3. Configure the TWI address register USnCON2;
- 4. If the slave receives data, it waits for the interrupt flag bit TWIF in USnCON0 to be set. Every time the slave receives 8 bits of data, TWIF will be set to 1. The interrupt flag bit TWIF needs to be manually cleared:
- 5. If the slave sends data, write the data to be sent into TWDAT, and TWI will automatically send the data. Every 8 bits are sent, the interrupt flag bit TWIF will be set.

#### 17.2.4 Master Mode


#### • Mode startup:

When the TWI interface sends an initial condition to the bus, it will automatically switch to the main mode, and the hardware will set the MSTR bit to 1. The Master state bit STATE[2: 0] switches from 000 to 001, and the interrupt condition TWIF is set to 1.

#### TWI Master sending mode:

In the master sending mode, the first frame of data sent by the master includes 7 address bits (selected slave address) and 1 read/write bit (=0, write command). All slaves on the TWI bus will receive the master The first frame of data. The Master releases the SDA signal line after sending the first frame of data. The selected slave sends a response signal to the master in the 9th clock cycle of SCL, and then releases the bus and enters the slave receiving state to wait for the data sent by the master. The master must release the bus every time it sends 8 bits and wait for the response signal from the slave in the 9th cycle.

1. If the slave responds low, the master can continue to send data. You can also resend the start signal:




2. If the slave responds to a high level, it means that after the current byte has been transmitted, the slave will actively end this transmission and will no longer receive the data sent by the master. The master STATE[2: 0] will switch from the sending data state 010 to 100:

Page 197 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**




#### TWI Master Receiving Mode:

In the master sending mode, the first frame of data sent by the master includes a 7-bit address bit (selected slave address) and a 1-bit read and write bit (=1, read command). All slaves on the TWI bus will receive The first frame of data to the Master. The Master releases the SDA signal line after sending the first frame of data. The selected slave sends an acknowledge signal to the master in the 9th clock cycle of SCL, and then will occupy the bus and send data to the master. Every time 8 bits of data are sent, the slave releases the bus and waits for the response from the master. The Master receives the response signal ACK after the slave address is successfully matched, and starts to receive the slave data (STATE=011):

- 1. If the Master response bit is enabled (AA=1), every time a BYTE data is received, the Master responds with the response signal ACK, and TWIF is set;
- 2. Before receiving the last byte of data, if the response enable bit is turned off (AA=0), the Master will reply UACK after receiving the last byte of data, and then the Master can send a stop signal.

In the Master receiving mode, the way to actively release the bus is as follows:



#### 17.2.5 Master Mode Operation Steps

1. Configure USMDn[1: 0] and select TWI mode;

Page 198 of 242 V1.0



### **Super High-Speed Low Power Consumption Flash MCU**

- 2. Configure the TWIn control register USnCON0: TWEN = 1, enable TWI
- 3. Configure the TWIn control register USnCON1: configure the TWI communication rate (TWCK[3: 0]), set the start bit STA to "1"
- 4. Configure TWIn address register USnCON3: write "slave address plus read and write bits" into TWDAT, and send out an address frame on the bus
- If the Master receives data, it waits for the interrupt flag bit TWIF in USnCON0 to be set 1. When the Master receives 8 bits of data, the interrupt flag bit will be set. The interrupt flag bit needs to be manually cleared;
- 6. If the Master sends data, write the data to be sent into TWDAT, and TWI will automatically send the data. Every 8 bits are sent, the interrupt flag bit TWIF will be set 1.
- 7. After the data is sent and received, the Master can send a stop condition (STO=1), and the Master state switches to 000. Or send a repeated start signal to start a new round of data transmission.

The TWIF of the Master will not be set after the Master generates a stop!

Page 199 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

## 17.3 Serial Interface (UART)

USMDn[1: 0] = 11, n=0 $\sim$ 2 one of three serial interface USCI is configured as UART interface. It can be easily used to connect with other devices or equipment, such as Wifi module circuit or other UART communication interface driver chip. Its functions and characteristics are as follows:

- 1. Three communication modes are available: mode 0, mode 1 and mode 3;
- 2. Independent baud rate generator;
- 3. The interrupt RI/TI can be generated after sending and receiving, and the interrupt flag needs to be cleared by software.

When USCI is configured as UART interface: :

- USTXn as TX signal
- USRXn as RX signal

US0CON0 (95H) Serial Port 1 Control Register (read/write)

US1CON0 (A4H) Serial Port 2 Control Register (read/write)

US2CON0 (C4H) Serial Port 3 Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~6	SM0~1	Serial port 1 control register (read/write) serial communication mode control bit  00: Mode 0, 8-bit half-duplex synchronous communication mode, serial data is sent and received on the RX pin. The TX pin is used as the transmit shift clock. 8 bits are sent and received per frame, and the lower bits are received or sent first;

Page 200 of 242 V1.0



		<ul> <li>01: Mode 1, 10-bit full-duplex asynchronous communication, composed of 1 start bit, 8 data bits and 1 stop bit, and the communication baud rate is variable;</li> <li>10: Reserved;</li> <li>11: Mode 3, 11-bit full-duplex asynchronous communication, composed of 1 start bit, 8 data bits, a programmable 9th bit and 1 stop bit, and the communication baud rate is variable.</li> </ul>
5	SM2	Serial communication mode control bit 2, this control bit is only valid for mode 3  0: Set RI every time a complete data frame is received to generate an interrupt request;  1: When a complete data frame is received, RI will be set to generate an interrupt request only when RB8=1.  Baud rate multiplier setting bit, only valid in mode 0 (SM0~1 = 00):  0: The serial port runs at 1/12 of the system clock  1: The serial port runs at 1/4 of the system clock
4	REN	Receive permission control bit  0: It is not allowed to receive data;  1: Allow to receive data.
3	TB8	Only valid for mode 3, which is the 9th bit of the transmitted data
2	RB8	Only valid for mode 3, which is the 9th bit of the received data
1	ті	Send interrupt flag
0	RI	Receive interrupt flag

US0CON1 (9DH) Serial Port 1 Baud Rate Control Register Low Bit (read/write)

US1CON1 (A5H) Serial Port 2 Baud Rate Control Register Low Bit (read/write)

US2CON1 (C5H) Serial Port 3 Baud Rate Control Register Low Bit (read/write)

Page 201 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Symbol	BAUD1L [7: 0]							
Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write
Initial power-on value	0	0	0	0	0	0	0	0

US0CON2 (9EH) Serial Port 1 Baud Rate Control Register High Bit (read/write)

US1CON2 (A6H) Serial Port 2 Baud Rate Control Register High Bit (read/write)

US2CON2 (C6H) Serial Port 3 Baud Rate Control Register High Bit (read/write)

Bit number	7	6	5	4	3	2	1	0
Symbol	BAUD1H [7: 0]							
Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write	Read/ Write
Initial power-on value	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	BAUD1 [15: 0]	USCI Serial port baud rate control
		$BaudRate = \frac{fsys}{[BAUD1H, BAUD1L]}$

Page 202 of 242 V1.0



Note: [BAUD1H,BAUD1L] must be greater than 0x0010
---

**US0CON3 (9FH) Serial 1 Data Buffer Register (read/write)** 

**US1CON3 (A7H) Serial 2 Data Buffer Register (read/write)** 

US2CON3 (C7H) Serial 3 Data Buffer Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		SBUF1[7: 0]						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
7~0	SBUF1[7: 0]	Serial Data Buffer Register  SBUF1 contains two registers: a sending shift register and a receiving latch. The data written in SBUF1 will be sent to the sending shift register and the sending process will be started. Reading SBUF1 will return the contents of the receiving latch.

Page 203 of 242 V1.0



# 18 High-speed Analog-to-Digital Converter (ADC)

The SC95F751X integrates 17 channels of 12-bit high-precision 1M high-speed ADC, and the external 16 channels of ADC and other functions of the IO port are multiplexed. The internal channel can be connected to 1/4 VDD, and the internal 2.048V or 1.024V reference voltage is used for Measure the VDD voltage. 1MHz superhigh-speed sampling clock, the total time from sampling to completion of conversion is as low as 2µs

There are 3 choices for the ADC reference voltage of SC95F751X:

- 1 VDD pin (that is directly the internal VDD);
- (2) The reference voltage output by the internal Regulator is accurately 2.048V.
- 3 The reference voltage output by the internal Regulator is exactly 1.024V.

## 18.1 ADC-related Registers

### ADCCON (ADH) ADC Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	ADCEN	ADCS	EOC/ADCIF		P	ADCIS[4: 0]		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	n

Bit number	Bit Mnemonic	Description
7	ADCEN	Power on ADC  0: Disable the ADC module power  1: Enable the ADC module power
6	ADCS	ADC start trigger control (ADC Start)  Write "1" to this bit to start ADC conversion, that is, this bit is only the trigger signal of ADC conversion. This bit can only be written with 1 to be valid.

Page 204 of 242 V1.0



5	EOC /ADCIF	Conversion complete/ADC Interrupt Flag (End Of Conversion / ADC Interrupt Flag)
		0: Conversion has not been completed
		1: ADC conversion is complete. Need user software to clear
		ADC conversion complete flag EOC: when the user sets ADCS to start conversion, this bit will be automatically cleared to 0 by the hardware; when the conversion is completed, this bit will be automatically set to 1 by the hardware;
		ADC interrupt request flag ADCIF:
		This bit is also used as an interrupt request flag for ADC interrupt. If the user enables the ADC interrupt, the user must clear this bit by software after the ADC interrupt occurs.
4~0	ADCIS[4: 0]	ADC Input Selector (ADC Input Selector)
		00000: select AIN0 as ADC input
		00001: select AIN1 as ADC input
		00010: Use AIN2 as ADC input
		00011: Choose AIN3 as ADC input
		00100: Choose AIN4 as ADC input
		00101: Choose AIN5 as ADC input
		00110: select AIN6 as ADC input
		00111: Choose AIN7 as ADC input
		01000: select AIN8 as ADC input
		01001: select AIN9 as ADC input
		01010: Choose AIN10 as ADC input
		01011: select AIN11 as ADC input
		01100: AIN12 is selected as ADC input
		01101: Choose AIN13 as ADC input
		01110: Select AIN14 as ADC input
		01111: select AIN15 as ADC input
		10000~11110: reserved
L	1	ı

Page 205 of 242 V1.0



	11111: ADC input is 1/4 $V_{\text{DD}}$ , which can be used to measure power supply voltage

### ADCCFG2 (B5H) ADC Set Register 2 (read/write)

Bit number	7	6	5	4	3	2	1	0
Symbol	1	1	1	1	LOWSP[2: 0	]	ı	-
Read/ Write	-	-	-	Read/ Write	Read/ Write	Read/ Write	-	-
Initial power-on value	Х	Х	Х	0	0	0	х	х

Bit number	Bit Mnemonic	Description
4~2	LOWSP[2: 0]	ADC sampling time selection:
		100: The sampling time is 3 system clocks, (about 100ns @fsys = 32MHz)
		101: The sampling time is about 6 system clocks, (about 200ns @fsys = 32MHz)
		110: The sampling time is about 16 system clocks, (about 500ns @ fsys = 32MHz)
		111: The sampling time is about 32 system clocks, (about 1000ns @ fsys = 32MHz)
		Other: Reserved
		Description: The total time from ADC sampling to completion of conversion TADC = sampling time + conversion time  The ADC conversion time of the SC95F751X is fixed at 950ns.

Page 206 of 242 V1.0



7~5, 1~0 - Reserved
---------------------

### ADCCFG0 (ABH) ADC Set Register 0 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EAIN7	EAIN6	EAIN5	EAIN4	EAIN3	EAIN2	EAIN1	EAIN0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

### ADCCFG1 (ACH) ADC Set Register 1 (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EAIN15	EAIN14	EAIN13	EAIN12	EAIN11	EAIN10	EAIN9	EAIN8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
0	EAINx	ADC port setting register
	(x=0~15)	0: Set AINx as IO port
		Set AINx as ADC input and automatically remove the pull-up resistor.

Page 207 of 242 V1.0



# **Super High-Speed Low Power Consumption Flash MCU**

#### OP\_CTM1 (C2H@FFH) Customer Option Register 1(read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	VREFS[1: 0]		-	DISJTG	IAPS	[1: 0]	-	-
R/W	R/W	R/W	-	R/W	R/W	R/W	-	-
POR	n	n	х	n	n	n	х	х

Bit number	Bit Mnemonic	Description
7~6	VREFS[1: 0]	Reference voltage selection (the initial value is transferred from Customer Option, the user can modify the setting)
		00: Set VREF of ADC to VDD;
		01: Set the VREF of ADC to the internal accurate 2.048V;
		10: Set the VREF of ADC to the internal accurate 1.024V;
		11: Reserved

### ADCVL (AEH) ADC Conversion Value Register (low bit) (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic		ADCV[3: 0]				-	-	-
R/W	R/W	R/W	R/W	R/W	-	-	-	-
POR	1	1	1	1	х	Х	Х	х

ADCVH (AFH) ADC Conversion Value Register (high bit) (read/write)

Page 208 of 242 V1.0



Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic				ADCV	[11: 4]			
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	1	1	1	1	1	1	1	1

Bit number	Bit Mnemonic	Description
11~4	ADCV[11: 4]	The high 8-bit value of ADC conversion value
3~0	ADCV[3: 0]	Low 4 bits of ADC conversion value

## IE (A8H) Interrupt Enable Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	EA	EADC	ET2	EUART	ET1	EINT1	ET0	EINT0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
6	EADC	ADC interrupt enable control  0: Do not allow EOC/ADCIF to generate interrupts  1: Enable EOC/ADCIF to generate interrupt

Page 209 of 242 V1.0



# **Super High-Speed Low Power Consumption Flash MCU**

#### IP (B8H) Interrupt Priority Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	IPADC	IPT2	IPUART	IPT1	IPINT1	IPT0	IPINT0
R/W	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	0	0	0	0	0	0	0

Bit number	Bit Mnemonic	Description
6	IPADC	ADC interrupt priority selection  0: Set the interrupt priority of ADC to "low"  1: Set the interrupt priority of ADC to "High"

# **18.2 ADC Conversion Steps**

The actual operation steps required for the user to perform ADC conversion are as follows:

- Set the ADC input pin; (set the bit corresponding to AINx as ADC input, usually the ADC pin will be fixed in advance);
- 2 Set ADC reference voltage Vref, set the frequency used for ADC conversion;
- 3 Enable the ADC module power supply;
- 4 Select ADC input channel; (set ADCIS bit, select ADC input channel);
- (5) Start ADCS and start conversion;
- 6 Wait for EOC/ADCIF=1. If the ADC interrupt is enabled, the ADC interrupt will be generated. The user needs to clear the EOC/ADCIF flag by software;
- (7) Get 12-bit data from ADCVH and ADCVL, first high bit and then low bit, one conversion is completed;

8 If you do not change the input channel, repeat steps 5~7 for the next conversion.

Page 210 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

Note: Before setting IE[6] (EADC), the user is better to clear EOC/ADCIF with software, and also clear the EOC/ADCIF when the ADC interrupt service routine is executed to avoid continuous ADC interrupts. .

Page 211 of 242 V1.0




## 19 Analog Comparator

The SC95F751X has a built-in analog comparator, which can be used for alarm circuit, power supply voltage monitoring circuit, zero-crossing detection circuit, etc.

This comparator has four analog signal positive input terminals: CMP0~3, which can be switched through CMPIS [1: 0]. The negative input voltage can be switched to one of the external voltage on the CMPR pin or the internal 16-level comparison voltage through CMPRF[3: 0].

CMPIM[1: 0] can conveniently set the interrupt mode of the comparator. When the interrupt condition set by CMPIM[1: 0] occurs, the comparator interrupt flag CMPIF will be set to 1, and the interrupt flag needs to be cleared by software.

## 19.1 Block Diagram of Analog Comparator



Block Diagram of Analog Comparator

#### CMPCON (B7H) Analog Comparator Control Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	CMPEN	CMPIF	CMPSTA	-		CMPR	F[3: 0]	
R/W	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
POR	0	0	0	Х	0	0	0	0

Page 212 of 242 V1.0



# Super High-Speed Low Power Consumption Flash MCU

Bit number	Bit Mnemonic	Description
7	CMPEN	Analog comparator enable control bit  0: Disable the analog comparator;  1: Enable analog comparator
6	CMPIF	Analog comparator interrupt flag  0: Comparator interrupt is not triggered;  1: When the comparator meets the interrupt trigger condition, this bit will be automatically set to 1 by the hardware. If IE1[5] (ECMP) is also set to 1 at this time, the comparator interrupt is generated. After the comparator interrupt occurs, the hardware will not automatically clear this bit, the user's software must be responsible for clearing this bit.
5	CMPSTA	Analog comparator output status  0: The voltage at the positive terminal of the comparator is less than the voltage at the negative terminal  1: The voltage at the positive terminal of the comparator is greater than the voltage at the negative terminal
3~0	CMPRF[3: 0]	Analog comparator negative terminal comparison voltage selection:  0000: Choose CMPR as the comparison voltage of the analog comparator;  0001: Select 1/16V <sub>DD</sub> as the comparison voltage of the analog comparator;  0010: Select 2/16V <sub>DD</sub> as the comparison voltage of the analog comparator;  0011: Choose 3/16V <sub>DD</sub> as the comparison voltage of the analog comparator;  0100: Choose 4/16V <sub>DD</sub> as the comparison voltage of the analog comparator;  0101: Choose 5/16V <sub>DD</sub> as the comparison voltage of the analog comparator;  0110: Choose 6/16V <sub>DD</sub> as the comparison voltage of the analog comparator;

Page 213 of 242 V1.0



		0111: Select 7/16V <sub>DD</sub> as the comparison voltage of the ana comparator;	log
		1000: Select 8/16V <sub>DD</sub> as the comparison voltage of the ana comparator;	log
		1001: Select 9/16V <sub>DD</sub> as the comparison voltage of the ana comparator;	log
		1010: Select $10/16V_{DD}$ as the comparison voltage of the ana comparator;	log
		1011: Choose 11/16 $V_{\text{DD}}$ as the comparison voltage of the ana comparator;	log
		1100: Select 12/16V <sub>DD</sub> as the comparison voltage of the ana comparator;	log
		1101: Select $13/16V_{DD}$ as the comparison voltage of the ana comparator;	log
		1110: Select 14/16V <sub>DD</sub> as the comparison voltage of the ana comparator;	log
		1111: Select 15/16 $V_{\text{DD}}$ as the comparison voltage of the ana comparator;	log
4	-	Reserved	

### CMPCFG (B6H) Analog Comparator Setting Register (read/write)

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	-	-	-	-	CMPI	M[1: 0]	CMPI	S[1: 0]
R/W	-	-	-	-	R/W	R/W	R/W	R/W
POR	х	х	х	х	0	0	0	0

Page 214 of 242 V1.0



3~2	CMPIM[1: 0]	Analog comparator interrupt mode selection:
		00: no interrupt
		01: Rising edge interrupt: An interrupt will be generated after IN+ is less than IN- to greater than IN-;
		10: Falling edge interrupt: An interrupt will be generated after IN+ is greater than IN- to less than IN-;
		11: Double-edge interrupt: IN+ from less than IN- to greater than IN-, or IN+ from greater than IN- to less than IN- will generate an interrupt;
1~0	CMPIS[1: 0]	Analog comparator positive terminal input channel selection:
		00: Choose CMP0 as the input of the positive terminal of the analog comparator;
		01: Select CMP1 as the input of the positive terminal of the analog comparator;
		10: Select CMP2 as the input of the positive terminal of the analog comparator;
		11: Choose CMP3 as the input of the positive terminal of the analog comparator;
7~4	-	Reserved

Page 215 of 242 V1.0



## **Super High-Speed Low Power Consumption Flash MCU**

### 20 CRC Module

The SC95F751X has a built-in hardware CRC module. During the CRC execution calculation, the CPU keeps the program counter. After the CRC calculation is completed, the program counter continues to execute the following instructions.

The module has two calculation modes:

#### Hardware CRC mode 1: CRC operation processing on specified data:

Write the data needed for CRC calculation to the CRC data register CRCREG. When the CRC calculation result needs to be read, read it out from CRCDRn ( $n = 0 \sim 3$ ).

CRC calculation for a single byte requires 8 system clocks, namely 0.25µs@32MHz.

#### Hardware CRC mode 2: CRC calculation processing for APROM:

It can be used to generate the 32-bit CRC value of APROM (ie 32K bytes Flash ROM) in real time. This value is compared with the theoretical value to monitor whether the content of the program area is correct. The theoretical value of CRC does not need to be calculated by the user. The burning software will automatically complete the calculation according to the loaded code and Code area setting items and write the 4 bytes CRC32 calculation result into the CRC result storage area through the programmer during burning. The specific operation For the method, please refer to "User Manual of Saiyuan Development Mass Production Tool".

It takes about 8.5ms@32MHz to calculate CRC for 32K bytes APROM.

#### The hardware CRC parameter model of SC95F751X:

CRC algorithm name	CRC-32/MPEG-2
Polynomial formula	$x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^{8}+x^{7}+x^{5}+x^{4}+x^{2}+x+1$
Data width	32bit
Initial value	0xFFFFFFF
XOR value	0x00000000
Input value inversion	false
Output value inversion	false
LSB/MSB	MSB

#### **CRC Precautions for use:**

1. CRCDRn write data and read data are not the same;

Page 216 of 242 V1.0



- 2. The CRC value calculated by the hardware is the 32-bit CRC check value of the data in the entire program area (note that the IAP area is not included here!). If there is a residual value after the user's last operation in the address unit, it will cause the CRC value to be inconsistent with the theoretical value. Therefore, it is recommended that the user erase the entire Flash ROM before programming the code to ensure that the CRC value is consistent with the theoretical value;
- The hardware CRC calculation range does not include the IAP area, and the 4 bytes before the IAP area are not within the hardware CRC calculation range;
- 4. Be sure to add at least 8 NOP instructions after the CRC start operation statement to ensure that the CRC calculation is completed;
- 5. When performing CRC calculation, it is necessary to disable the global interrupt EA, and then reopen the global interrupt after 8 NOPs.

### 20.1 CRC Check Operation Related Registers

#### **OPERCON (EFH) Operation Control Register (read/write)**

Bit number	7	6	5	4	3	2	1	0
Bit Mnemonic	OPERS	MD	-	-	-	-	CRCRST	CRCSTA
R/W	R/W	R/W	-	-	-	-	R/W	R/W
POR	0	0	х	х	x	х	0	0

Bit number	Bit Mnemonic	Description
1	CRCRST	CRCDR register reset (Q31~Q0) Write "1" to this bit to reset CRCDR to all 1s
0	CRCSTA	CRC hardware calculation start bit  Write "1" to this bit to start a check sum calculation. This bit can only be written with 1 to be valid.

Page 217 of 242 V1.0



## SC95F7517/7516/7515/7513

**Super High-Speed Low Power Consumption Flash MCU** 

The read and write operations of the CRC data register CRCDRn (n =  $0\sim3$ ) are controlled by the two registers CRCINX and CRCREG. The specific position of each CRCRN is determined by CRCINX, as shown in the following table:

Symbol	Address	Description		POR
CRCINX	FCH	CRC pointer	CRCINX[7: 0]	00000000b
CRCREG	FDH	CRC register	CRCREG[7: 0]	nnnnnnnb

Symbol	Address	Description	7	6	5	4	3	2	1	0
CRCDR3	03H@FDH	CRC Data register 3	Q31	Q30	Q29	Q28	Q27	Q26	Q25	Q24
CRCDR2	02H@FDH	CRC Data register 2	Q23	Q22	Q21	Q20	Q19	Q18	Q17	Q16
CRCDR1	01H@FDH	CRC Data register 1	Q15	Q14	Q13	Q12	Q11	Q10	Q9	Q8
CRCDR0	00H@FDH	CRC Data register 0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0

The related description of CRCDRn (n = 0~3) bits is as follows:

Bit number	Bit Mnemonic	Description
Bit31~0	Qx (x = 0~31)	<ol> <li>Hardware CRC mode 1: CRC operation processing on specified data:</li> <li>You must write CRCRST first, reset CRCDR to all 1s</li> <li>When CRCREG is written, the hardware automatically calculates the CRC result and continues to store it in CRCDR</li> <li>When needed, read the CRC calculation result instantly</li> </ol>

Page 218 of 242 V1.0



### SC95F7517/7516/7515/7513

### **Super High-Speed Low Power Consumption Flash MCU**

Hardware CRC mode 2: CRC calculation processing on APROM:

- Started by CRCSTA, at this time the CPU automatically enters IDLE
- 2. Automatically reset CRCDR to all 1:

The hardware CRC calculation range does not include the IAP area, and the 4 bytes before the IAP area are not included in the hardware CRC calculation range. The calculation range of CRC is divided into four types according to the value of IAPS[1: 0]:

- ① IAPS[1: 0]=00: (00)0000H ~ (00)7BFBH
- ② IAPS[1: 0]=01: (00)0000H ~ (00)77FBH
- ③ IAPS[1: 0]=10: (00)0000H ~ (00)6FFBH
- 4 IAPS[1: 0]=11: (00)0000H ~ (00)7FFBH
- After the end, the CPU automatically exits IDLE, you can read the CRC calculation result

Note: Write data and read data are not the same data.

When operating CRC-related SFR, the CRCINX register stores the address of the relevant CRCTION register, and the CRCREG register stores the corresponding value.

Before reading CRCREG, you need to set CRCINX and then read it. After each reading, CRCINX automatically adds 1 (0~3 cycles).

#### Hardware CRC mode 1 example: calculate CRC according to the data provided by the user

#include "intrins.h"

xdata unsigned int i;

xdata unsigned long int CRC\_Result = 0x00; // Verification result

unsigned char  $a[16] = \{0x00,0x01,0x02,0x03,0x04,0x05,$ 

0x06,0x07,0x08,0x09,0x0A,

0x0B,0x0C,0x0D,0x0E,0x0F}; // The value to be verified

typedef struct

Page 219 of 242 V1.0



```
char a3; // Highest address
char a2; // Second highest address
char a1; // Second lowest address
char a0; // Lowest address
}Value_Typedef;
typedef union
Value_Typedef reg;
unsigned long int result; // Final Results
}Result_Typedef;
Result_Typedef CRC_Result;
  EA = 0;
                           // Disable the global interrupt
OPERCON |= 0x02;
                           // Start software inspection
                           // At least 8 NOP instructions
_nop_();
for(i=0; i<16; i++)
{
CRCREG = a[i];
                   // Calculated value
```

Page 220 of 242 V1.0



typedef union

```
// At least 8 NOP instructions
    _nop_();
    }
    CRCINX = 0x00;
    CRC_Result.reg.a0 = CRCREG;
    CRC_Result.reg.a1 = CRCREG;
    CRC_Result.reg.a2 = CRCREG;
    CRC_Result.reg.a3 = CRCREG;
    temp = CRC_Result.result; // Get results
      EA = 1;
                                      // Enable global interrupt
Hardware CRC mode 2 routines: generate APROM CRC in real time
       #include "intrins.h"
       typedef struct
        char a3; // Highest address
        char a2; // Second highest address
        char a1; // Second lowest address
        char a0; // Lowest address
       }Value_Typedef;
```

Page 221 of 242 V1.0



```
{
Value_Typedef reg;
unsigned long int result; //Final Results
}Result_Typedef;
unsigned long int temp = 0x00;
Result_Typedef CRC_Result;
  EA = 0;
                       // Disable global interrupts
OPERCON = 0x01;
                       // Start hardware verification
                       // At least 8 NOP instructions
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
_nop_();
CRCINX = 0x00;
CRC Result.reg.a0 = CRCREG;
CRC_Result.reg.a1 = CRCREG;
CRC_Result.reg.a2 = CRCREG;
CRC_Result.reg.a3 = CRCREG;
  temp = CRC_Result.result;
                              // Get results
  EA = 1;
                              // Enable global interrupt
```

Note: It is prohibited to write values other than the CRC register address to the CRCINX register! Otherwise it will cause abnormal system operation!

Page 222 of 242 V1.0



### 21 Electrical Characteristics

### 21.1 Absolute Maximum Ratings

Symbol	Parameter	Min Value	Max Value	UNIT
VDD/VSS	DC supply voltage	-0.3	5.5	٧
Voltage ON any Pin Input/output voltage of any pin		-0.3	V <sub>DD</sub> +0.3	٧
T <sub>A</sub> Operating temperature		-40	105	°
T <sub>STG</sub> Storage temperature		-55	125	°
I <sub>VDD</sub>	Current value flowing through VDD	-	150	mA
lvss	Current value flowing through VSS	-	150	mA

### **21.2 Recommended Operating Conditions**

Symbol	Parameter	Min Value	Max Value	UNIT	System Clock requency
$V_{DD}$	Operating Voltage	2.0	5.5	V	32MHz
Та	Operating temperature	-40	105	°C	

### 21.3 Flash ROM Characteristics

Page 223 of 242 V1.0



Nend	Sector Endurance	100,000	-	Cycles	
T <sub>DR</sub>	Data Retention	100	-	Years	T <sub>A</sub> = +25°C
T <sub>S-Erase</sub>	Sector Erase	-	5	-	ms
T <sub>All-Erase</sub>	Chip Erase	-	25	-	ms
T <sub>Write</sub>	Byte Program time	-	30	-	μs

### 21.4 LVR Characteristics

 $(V_{DD} = 5V, T_A = +25^{\circ}C, Unless otherwise indicated)$ 

Symbol	Parameter	Min Value	Typical	Max Value	Unit	Conditions
V <sub>LVR1</sub>	LVR Threshold voltage 4.3V	4.22	4.30	4.38	V	LVRS[1: 0] = 11
V <sub>LVR2</sub>	LVR Threshold voltage 3.7V	3.62	3.70	3.77	V	LVRS[1: 0] = 10
V <sub>LVR3</sub>	LVR Threshold voltage 2.9V	2.84	2.90	2.95	V	LVRS[1: 0] = 01
V <sub>LVR4</sub>	LVR Threshold voltage 1.9V	1.86	1.90	1.93	V	LVRS[1: 0] = 00

### 21.5 DC Characteristics

 $(V_{DD} = 5V, T_A = +25^{\circ}C, Unless otherwise specified)$ 

Symbol	Parameter	Minimum	Typical value	Maximum	Unit	Test Conditions
Current						

Page 224 of 242 V1.0



l <sub>op1</sub>	Operating current	-	5.2	-	mA	fsys=32MHz			
I <sub>op2</sub>	Operating current	-	3.7	-	mA	fsys=16MHz			
I <sub>op3</sub>	Operating current	-	2.7	-	mA	fsys=8MHz			
I <sub>op4</sub>	Operating current	-	2.2	-	mA	fsys=4MHz			
I <sub>pd1</sub>	Stand-by current (Power Down Mode)	-	2.5	6.0	μA				
l <sub>IDL1</sub>	Stand-by current (IDLE Mode)	-	2.5	-	mA	fsys=32MHz			
Івтм	Base Timer Operating current	-	1.3	3	μА	BTMFS[3: 0]=  1000  Generate an interrupt every 4.0 seconds			
Іwdт	WDT current	-	1.3	3	μА	WDTCKS[2: 0]= 000 WDT overflow time 500ms			
IO port char	IO port characteristics								
V <sub>IH1</sub>	Input high voltage	0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V				
V <sub>IL1</sub>	Input low voltage	-0.3	-	0.3V <sub>DD</sub>	V				
V <sub>IH2</sub>	Input high voltage	0.8V <sub>DD</sub>	-	V <sub>DD</sub>	V	Schmitt trigger input:			
V <sub>IL2</sub>	Input low voltage	-0.2	-	0.2V <sub>DD</sub>	V	RST/tCK/SCK			

Page 225 of 242 V1.0



l <sub>OL1</sub>	Output low current	-	27	-	mA	V <sub>Pin</sub> =0.4V
l <sub>OL2</sub>	Output low current	-	50	-	mA	V <sub>Pin</sub> =0.8V
I <sub>OH1</sub>	Output high current P3H-P5	-	10	-	mA	V <sub>Pin</sub> =4.3V
I <sub>OH2</sub>	Output high current P3H-P5	-	4	-	mA	V <sub>Pin</sub> =4.7V
Іонз	Output high current P0-P3L	1	10	-	mA	V <sub>Pin</sub> =4.3V Pxyz=0,l <sub>OH</sub> level 0
	Output high current P0-P3L	-	7	-	mA	V <sub>Pin</sub> =4.3V Pxyz=1,I <sub>OH</sub> level 1
	Output high current P0-P3L	-	5	-	mA	V <sub>Pin</sub> =4.3V Pxyz=2,I <sub>OH</sub> level 2
	Output high current P0-P3L	-	3	-	mA	V <sub>Pin</sub> =4.3V Pxyz=3,I <sub>OH</sub> level 3
Іон4	Output high current P0-P3L	-	4	-	mA	V <sub>Pin</sub> =4.7V Pxyz=0,I <sub>OH</sub> level 0
	Output high current P0-P3L	-	3	-	mA	V <sub>Pin</sub> =4.7V Pxyz=1,I <sub>OH</sub> level 1
	Output high current P0-P3L	-	2	-	mA	V <sub>Pin</sub> =4.7V Pxyz=2,I <sub>OH</sub> level 2
	Output high current P0-P3L	-	1	-	mA	V <sub>Pin</sub> =4.7V Pxyz=3,I <sub>OH</sub> level 3
R <sub>PH1</sub>	Pull-up resistor	-	30	-	kΩ	

Page 226 of 242 V1.0



ADC Intern	ADC Internal reference for reference voltage 2.048V						
V <sub>REF1</sub>	Internal reference 2.048V voltage output	2.033	2.048	2.063	V		
ADC Intern	al reference for reference voltage	e 1.024V					
V <sub>REF2</sub>	Internal reference 1.024V voltage output	1.004	1.024	1.044	<b>V</b>		

### $(V_{DD} = 3.3V, T_A = +25$ °C, Unless otherwise specified)

Symbol	Parameters	Min Value	Typical value	Max Value	Unit	Test condition
Current						
I <sub>op5</sub>	Operating current	-	5.1	-	mA	fsys=32MHz
l <sub>op6</sub>	Operating current	-	3.5	-	mA	fsys=16MHz
l <sub>op</sub> 7	Operating current	-	2.7	-	mA	fsys=8MHz
l <sub>op8</sub>	Operating current	-	2.1	-	mA	fsys=4MHz
I <sub>pd2</sub>	Stand-by current(Power Down Mode)	-	2.5	6.0	μΑ	
I <sub>IDL2</sub>	Stand-by current (IDLE Mode)	-	2.5	-	mA	fsys=32MHz
IO port cha	racteristics	1	I	1		1
V <sub>IH3</sub>	Input high voltage	0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0.3	V	

Page 227 of 242 V1.0



	_		,		•	
V <sub>IL3</sub>	Input low voltage	-0.3	-	0.3V <sub>DD</sub>	V	
V <sub>IH4</sub>	Input high voltage	0.8V <sub>DD</sub>	-	$V_{DD}$	V	Schmitt trigger input:
V <sub>IL4</sub>	Input low voltage	-0.2	-	0.2V <sub>DD</sub>	V	RST/tCK/SCK
I <sub>OL3</sub>	Output low current	-	20	-	mA	V <sub>Pin</sub> =0.4V
I <sub>OL4</sub>	Output low current	-	35	-	mA	V <sub>Pin</sub> =0.8V
I <sub>OH5</sub>	Output hight current	-	3	-	mA	V <sub>Pin</sub> =3.0V
R <sub>PH2</sub>	Pull-up resistor	-	55	-	kΩ	
Internal refe	erence for ADC reference voltage	e 2.048V				
V <sub>REF3</sub>	Internal reference 2.048V voltage output	2.033	2.048	2.063	V	
ADC Reference voltage internal reference 1.024V						
V <sub>REF4</sub>	Internal reference 1.024V voltage output	1.004	1.024	1.044	V	

### 21.6 AC Characteristics

( $V_{DD} = 2.0 \text{V} \sim 5.5 \text{V}$ ,  $T_A = 25 ^{\circ}\text{C}$ , Unless otherwise indicated)

Symbol	Parameters	Min Value	Typical Value	Max Value	Unit	Test condition
Tosc	External 32k oscillator start-up time	-	-	1	S	External 32k crystal oscillator
T <sub>POR</sub>	Power On Reset time	-	15	-	ms	

Page 228 of 242 V1.0



T <sub>PDW</sub>	Power Down mode wake-up time	-	65	130	μs	
T <sub>Reset</sub>	Reset pulse width	18	-	-	μs	Low level valid
f <sub>HRC1</sub>	RC oscillation stability	31.68	32	32.32	MHz	T <sub>A</sub> =-10~85°C
f <sub>HRC2</sub>	RC oscillation stability	31.36	32	32.64	MHz	T <sub>A</sub> =-40~105 °C

### 21.7 ADC Characteristics

### (T<sub>A</sub> = 25°C,Unless otherwise indicated)

Symbol	Parameters	Min Value	Typical Value	Max Value	Unit	Condition
V <sub>AD1</sub>	Supply voltage 1	2.7	5.0	5.5	V	Vref = 2.048V
V <sub>AD2</sub>	Supply voltage 2	2.4	5.0	5.5	V	$Vref = 1.024V$ or $Vref = V_{DD}$
N <sub>R</sub>	Precision	-	12	-	bit	GND≤V <sub>AIN</sub> ≤V <sub>DD</sub>
Vain	ADC input voltage	GND	ı	$V_{DD}$	V	
Rain	ADC input resistance	1	-		МΩ	V <sub>IN</sub> =5V
I <sub>ADC1</sub>	ADC conversion current 1	-	-	2	mA	ADC module open VDD=5V
l <sub>ADC2</sub>	ADC conversion current 2	-	-	1.8	mA	ADC module open VDD=3.3V

Page 229 of 242 V1.0



DNL	DIfferential Non-Linearity	-	-	±3	LSB	
INL	Integral Non-Linearity	-	-	±3	LSB	
Ez	Offset error	-	±3	-	LSB	V <sub>DD</sub> =5V V <sub>REF</sub> =5V
E <sub>F</sub>	Full scale error	-	±1	-	LSB	
E <sub>AD</sub>	Absolute Accuracy	-	±3	1	LSB	
T <sub>ADC1</sub>	ADC conversion time 1	-	1.1	1.4	μs	fsys=32MHz LOWSP[2: 0] = 100
T <sub>ADC2</sub>	ADC conversion time 2	-	1.2	1.5	μs	fsys=32MHz LOWSP[2: 0] = 101
T <sub>ADC3</sub>	ADC conversion time 3	-	1.5	1.9	μs	fsys=32MHz LOWSP[2: 0] = 110
T <sub>ADC4</sub>	ADC conversion time 4	-	2.0	2.6	μs	fsys=32MHz LOWSP[2: 0] = 111

### 21.8 Analog Comparator Characteristics

( $V_{DD} = 5V, T_A = 25$ °C, Unless otherwise indicated)

Symbol	Parameters	Min Value	Typical Value	Max Value	Unit	Test condition
Vсм	Input voltage range	0	-	V <sub>DD</sub>	V	
Vos	Comparator offset error	-	10	30	mV	

Page 230 of 242 V1.0




VHYS	Schmitt trigger voltage hysteresis	-	40	-	mV	
Ісмр	Analog comparator consumption	-	1	100	μА	V <sub>DD</sub> =5V
Тсмр	Response time	-	1	2	μs	


Page 231 of 242 V1.0

## 22 Package Information

SC95F7513M28U

SOP28L(300mil) Overall Dimensions Unit: mm






Councile of		mm	
Symbol	Min Value	Typical Value	Min Value
Α	2.47	2.56	2.65
A <b>1</b>	0.100	0.200	0.300
A <b>2</b>	2.240	2.340	2.440
b	0.39		0.48
С		0.254(BSC)	
D	17.80	18.00	18.20
E	7.374	7.450	7.574
HE	10.100	10.300	10.500
е		1.270(BSC)	
L	0.7	0.85	1.0
LE	1.3	1.4	1.5
θ	0°	-	8°
S		0.745(BSC)	

Page 232 of 242 V1.0 http://www.socmcu.com

### SC95F7513X28U

### TSSOP28L Overall Dimensions Unit: mm





Cumbal		mm	
Symbol	Min Value	Typical Value	Min Value
Α	-	-	1.200
A <b>1</b>	0.050	-	0.150
A <b>2</b>	0.800	1	1.050
b	0.190	1	0.300
С	0.090	-	0.200
D	9.600	-	9.800
E	6.250	-	6.550
e1	4.300	-	4.500
e		0.65(BSC)	
L	-	-	1.0
θ	0°	-	8°
Н	0.05	-	0.25

Page 233 of 242 V1.0

### SC95F7515Q32R

### QFN32 Overall Dimensions Unit: mm






Cumbal	mm		
Symbol	Min Value	Typical Value	Min Value
Α	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.20	0.25	0.30
D	5 BSC		
Е	5 BSC		
е	0.5 BSC		
k	0.4 REF		
D1	3.3	3.4	3.5
E1	3.3	3.4	3.5
L	0.3	0.4	0.5

Page 234 of 242 V1.0

### SC95F7515P32R

### LQFP32 Overall Dimensions Unit: mm



Cumbal	mm		
Symbol	Min Value	Typical Value	Min Value
Α	1.45	1.55	1.65
A1	0.01		0.21
A2	1.3	1.4	1.5
А3		0.254	
b	0.30	0.35	0.40
b1	0.31	0.37	0.43
С	1	0.127	
D1	6.85	6.95	7.05
D2	6.9	7.00	7.10
E	8.8	9.00	9.20
E1	6.85	6.95	7.05

Page 235 of 242 V1.0



## SC95F7517/7516/7515/7513


## Super High-Speed Low Power Consumption Flash MCU

E2	6.9	7.00	7.10
e		0.8	
L	0.43	-1	0.71
L1	0.90	1.0	1.10
R	0.1	1	0.25
R1	0.1	1	
θ	0°		10°
θ1	0°		
У			0.1
Z		0.70	

Page 236 of 242 V1.0

### SC95F7516P44R

### LQFP44 Overall Dimensions Unit: mm



Symbol	mm		
Symbol	Min Value	Typical Value	Min Value
Α	1.45	1.55	1.65
A1	0.015		0.21
A2	1.3	1.4	1.5
А3		0.254	
b	0.25	0.30	0.35
b1	0.26	0.32	0.38
С	1	0.127	
D1	9.85	9.95	10.05
D2	9.9	10.00	10.10
E	11.8	12.00	12.20
E1	9.85	9.95	10.05

Page 237 of 242 V1.0



## SC95F7517/7516/7515/7513

## Super High-Speed Low Power Consumption Flash MCU


E2	9.9	10.00	10.10
e	-	0.8	
L	0.42		0.75
L1	0.95	1.0	1.15
R	0.08		0.25
R1	0.08		
θ	0°		10°
θ1	0°		
У			0.1
Z	1	1.0	

Page 238 of 242 V1.0



### SC95F7517Q48R

### QFN48 (7X7) Overall Dimensions Unit: mm




Symbol		mm	
Symbol	Min Value	Typical Value	Min Value
Α	0.70	0.75	0.80
A1	0	0.02	0.05
b	0.20	0.25	0.30
D		7.00 BSC	
D2	5.10	5.20	5.30
е		0.50 BSC.	
k	0.50		
E	7.00 BSC		
E2	5.10	5.20	5.30
L	0.35	0.40	0.45

Page 239 of 242 V1.0

#### SC95F7517P48R

### LQFP48 Overall Dimensions Unit: mm



Symbol	mm		
Symbol	Min Value	Typical Value	Min Value
Α	1.45	1.55	1.65
A1	0.01		0.21
A2	1.3	1.4	1.5
А3		0.254	
b	0.15	0.20	0.25
b1	0.16	0.22	0.28
С		0.127	
D1	6.85	6.95	7.05
D2	6.9	7.00	7.10
Е	8.8	9.00	9.20

Page 240 of 242 V1.0



## SC95F7517/7516/7515/7513

## Super High-Speed Low Power Consumption Flash MCU

E1	6.85	6.95	7.05
E2	6.9	7.00	7.10
e		0.5	
L	0.43	1	0.71
L1	0.90	1.0	1.10
R	0.1	1	0.25
R1	0.1		
θ	0°		10°
θ1	0°		
У			0.1
Z		0.75	

Page 241 of 242 V1.0



## 23 Revision History

Revision	Changes	Date
V1.0	Initial Release.	JULY 2020

Page 242 of 242 V1.0