

1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT

SSTE32882KB1

Description

This 28-bit 1:2, or 26-bit 1:2 and 4-bit 1:1, registering clock driver with parity is designed for 1.25V, 1.35V and 1.5V VDD operation.

All inputs are 1.25,1.35V and 1.5V CMOS compatible, except the reset (\overline{RESET}) and MIRROR inputs which are LVCMOS. All outputs are 1.25V,1.35V and 1.5V CMOS edge-controlled drivers optimized to drive single terminated 25 Ω to 50 Ω traces in DDR3 RDIMM applications, except the open-drain error (\overline{ERROUT}) output. The clock outputs (Yn and \overline{Yn}) and control net outputs QnCKEn, \overline{QnCSn} and QnODTn are designed with a different strength and skew to compensate for different loading and equalize signal travel speed.

The SSTE32882KB1 has two basic modes of operation associated with the Quad Chip Select Enable (\overline{QCSEN}) input. When the \overline{QCSEN} input pin is open (or pulled high), the component has two chip select inputs, $\overline{DCS0}$ and $\overline{DCS1}$, and two copies of each chip select output, $\overline{QACS0}$, $\overline{QACS1}$, $\overline{QBCS0}$ and $\overline{QBCS1}$. This is the "QuadCS disabled" mode. When the \overline{QCSEN} input pin is pulled low, the component has four chip select inputs $\overline{DCS[3:0]}$, and four chip select outputs, $\overline{QCS[3:0]}$. This is the "QuadCS enabled" mode. Through the remainder of this specification, $\overline{DCS[n:0]}$ will indicate all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{QxCS[n:0]}$ will indicate all of the chip select outputs.

The SSTE32882KB1 includes a high-performance, low-jitter, low-skew buffer that distributes a differential clock input (CK and \overline{CK}) to four differential pairs of clock outputs (Yn and \overline{Yn}), and to one differential pair of feedback clock outputs (FBOUT and \overline{FBOUT}). The clock outputs are controlled by the input clocks (CK and \overline{CK}), the feedback clocks (FBIN and \overline{FBIN}), and the analog power inputs (AVDD and AVSS). When AVDD is grounded, the PLL is turned off and bypassed for test purposes.

The SSTE32882KB1 operates from a differential clock (CK and \overline{CK}). Data are registered at the crossing of CK going high, and \overline{CK} going low. The data is either driven to the corresponding device outputs if exactly one of the $\overline{DCS[n:0]}$ input signals is driven low.

Based on the control register settings, the device can change its output characterisitics to match different DIMM net topologies. The timing can be changed to compensate for different flight time of signals within the target application. By disabling unused outputs the power consumption is reduced.

The SSTE32882KB1 accepts a parity bit from the memory controller on the parity (PAR_IN) input, compares it with the data received on the DIMM-independent data inputs (DAn, DBAn,

DRAS, DCAS, and DWE), and indicates whether a parity error has occurred on the open-drain ERROUT pin (active low). The convention is even parity; i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known logic state.

The DIMM-dependent signals (DCKEn, DODTn, and \overline{DCSn}) are not included in the parity check computation.


To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power-up.

The SSTE32882KB1 is available in a 176-ball BGA with 0.65mm ball pitch in a 11 x 20 grid. The device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing. Corresponding inputs are placed in a-way that two devices can be placed back-to-back for four Rank modules while the data inputs share the same vias. Each input and output is located close to an associated no ball position or on the outer two rows to allow low cost via technology combined with the small 0.65mm ball pitch.

Features


- Pinout optimizes DDR3 RDIMM PCB layout
- DDR3-800/1066/1333/1600/1866/2133 rate
- 1-to-2 Register Outputs and 1-to-4 Clock Pair Outputs support stacked DDR3 RDIMMs
- Phase Lock Loop clock driver for buffering one differential clock pair (CK and \overline{CK}) and distributing to four differential outputs
- Supports LVCMOS switching levels on the RESET and MIRROR inputs
- Checks priority on DIMM-independent data inputs
- Supports dynamic 1T/3T timing transaction and output inversion feature for improved timing performance during normal operations and MRS command pass-through
- Supports CKE Power Down operation modes
- Supports Quad Chip Select operation features
- RESET input disables differential input recievers, resets all registers, and disables all output drivers except ERROUT and QnCKEn
- Provides access to internal control words for configuring the device features and adapting in different RDIMM and system applications
- Latch-up performance exceeds 100mA
- ESD > 2000V per MIL-STD883, Method 3015; ESD > 200V using machine model (c = 200pF, R = 0)
- Available in 176 Ball Grid Array package

Block Diagram - Register and PLL Logic Diagram (Positive Logic)



¹ $\overline{DCS[n:0]}$ indicates all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{QxCS[n:0]}$ indicates all of the chip select outputs.


Block Diagram - Parity Logic Diagram (Positive Logic)



1 $\overline{DCS[n:0]}$ indicates all of the chip select inputs, where n=1 for QuadCS disabled, and n=3 for QuadCS enabled. $\overline{QxCS[n:0]}$ indicates all of the chip select outputs.

Pinout Configuration

Package options include a 176-ball Thin-Profile Fine-Pitch BGA (TFBGA) with 0.65mm ball pitch, 11 x 20 grid, 8.0mm x 13.5mm. It uses the mechanical outline MO-246 variation F. The device pinout supports outputs on the outer two left and right columns to support easy DIMM signal routing. Corresponding inputs are placed in a way that two devices can be placed back to back for 4 Rank modules while the data inputs share the same vias. Each input and output is located close to an associated no-ball position or on the outer two rows to allow low cost via technology combined with the small 0.65mm ball pitch.



176-ball Thin Profile Fine Pitch BGA (TFBGA) 11x20 Grid

Top View

Pin Descriptions

The device has symmetric pinout with the inputs on the south side and the outputs on the east and west sides. This allows back-to-back mounting on both sides of the PCB if more than one device is needed.

Ball Assignment: MIRROR = LOW, \overline{QCSEN} = HIGH or float

This table specifies the pinout for the SSTE32882KB1 in the front configuration (QuadCS mode disabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Also, balls Y2 and R6 are "do not use" balls reserved for $\overline{DCS2}$ and $\overline{DCS3}$ in the QuadCS mode, and must not be connected on the system. The device is designed to tolerate floating on these pins. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
A	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	Vdd		Vdd	Vdd	Vdd		Vdd	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	Vdd		Vdd	Vdd	Vdd		Vdd	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	Vdd		Vdd	Vdd	Vdd		Vdd	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QACS1	Vdd		Vdd	Vdd	Vdd		Vdd	QBCS1	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QACS0	Vdd		Vdd	Vdd	Vdd		Vdd	QBCS0	QBWE
M	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	Vdd		Vdd	Vdd	Vdd		Vdd	QBODT0	QBCAS
P	QARAS	QAODT1	DA3		Vss	Vss	Vss		DA4	QBODT1	QBRAS
R	DCKE1	DA14	DA15		DA5	RSVD	DA2		DA1	DA10	DODT1
T	DCKE0	DCS0								DCS1	DODT0
U	DA12	DBA2	_	<u>¥1</u>	PVss	Vdd	PVdd	<u>Y0</u>		DA13	DCAS
V	DA9	DA11		Y1	PVss	Vss	PVdd	Y0		DRAS	DWE
W	DA8	DA6	FBIN	<u>¥3</u>	AVss	CK	RSVD	<u>Y2</u>	FBOUT	DA0	DBA0
Y	DA7	RSVD	FBIN	Y3	AVdd	CK	VREFCA	Y2	FBOUT	PAR_IN	DBA1

Ball Assignment: MIRROR = HIGH, \overline{QCSEN} = HIGH or float

This table specifies the pinout for the SSTE32882KB1 in the back configuration (QuadCS mode disabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Also, balls Y10 and R6 are "do not use" balls reserved for $\overline{DCS2}$ and $\overline{DCS3}$ in the QuadCS mode, and must not be connected on the system. The device is designed to tolerate floating on these pins. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
A	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	Vdd		Vdd	Vdd	Vdd		Vdd	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	Vdd		Vdd	Vdd	Vdd		Vdd	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	Vdd		Vdd	Vdd	Vdd		Vdd	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QACS1	Vdd		Vdd	Vdd	Vdd		Vdd	QBCS1	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QACS0	Vdd		Vdd	Vdd	Vdd		Vdd	QBCS0	QBWE
M	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	Vdd		Vdd	Vdd	Vdd		Vdd	QBODT0	QBCAS
P	QARAS	QAODT1	DA4		Vss	Vss	Vss		DA3	QBODT1	QBRAS
R	DODT1	DA10	DA1		DA2	RSVD	DA5		DA15	DA14	DCKE1
T	DODT0	DCS1		_	_					DCS0	DCKE0
U	DCAS	DA13		<u>Y1</u>	PVss	Vdd	PVdd	<u>Y0</u>		DBA2	DA12
V	DWE	DRAS		Y1	PVss	Vss	PVdd	Y0		DA11	DA9
W	DBA0	DA0	FBIN	<u>¥3</u>	AVss	CK	RSVD	<u>¥2</u>	FBOUT	DA6	DA8
Y	DBA1	PAR_IN	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	RSVD	DA7

Ball Assignment: MIRROR = LOW, \overline{QCSEN} = LOW

This table specifies the pinout for the SSTE32882KB1 in the front configuration (QuadCS mode enabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
A	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	Vdd		Vdd	Vdd	Vdd		Vdd	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	Vdd		Vdd	Vdd	Vdd		Vdd	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	Vdd		Vdd	Vdd	Vdd		Vdd	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QCS1	Vdd		Vdd	Vdd	Vdd		Vdd	QCS3	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QCS0	Vdd		Vdd	Vdd	Vdd		Vdd	QCS2	QBWE
M	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	Vdd		Vdd	Vdd	Vdd		Vdd	QBODT0	QBCAS
P	QARAS	QAODT1	DA3		Vss	Vss	Vss		DA4	QBODT1	QBRAS
R	DCKE1	DA14	DA15		DA5	DCS3	DA2		DA1	DA10	DODT1
T	DCKE0	DCS0								DCS1	DODT0
U	DA12	DBA2		<u>Y1</u>	PVss	Vdd	PVdd	$\overline{Y0}$		DA13	DCAS
V	DA9	DA11		Y1	PVss	Vss	PVdd	Y0		DRAS	DWE
W	DA8	DA6	FBIN	<u>¥3</u>	AVss	CK	RSVD	<u>¥2</u>	FBOUT	DA0	DBA0
Y	DA7	DCS2	FBIN	Y3	AVdd	CK	VREFCA	Y2	FBOUT	PAR_IN	DBA1

Ball Assignment: MIRROR = HIGH, \overline{QCSEN} = LOW

This table specifies the pinout for the SSTE32882KB1 in the back configuration (QuadCS mode enabled).

Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the device and connecting pad on the module are required in these locations. Blank spaces indicate no ball is populated at that gridpoint, and vias on the module may be located in these areas.

	1	2	3	4	5	6	7	8	9	10	11
A	QAA13	QAA8	QCSEN	Vss	RESET	MIRROR	ERROUT	Vss	RSVD	QBA8	QBA13
В	QAA14	QAA7								QBA7	QBA14
С	QAA9	QAA6	Vdd		Vdd	Vdd	Vdd		Vdd	QBA6	QBA9
D	QAA11	QAA5	Vss		Vss	Vss	Vss		Vss	QBA5	QBA11
Е	QAA2	QAA4	Vdd		Vdd	Vdd	Vdd		Vdd	QBA4	QBA2
F	QAA1	QAA3	Vss		Vss	Vss	Vss		Vss	QBA3	QBA1
G	QAA0	QABA1	Vdd		Vdd	Vdd	Vdd		Vdd	QBBA1	QBA0
Н	QAA12	QABA0	Vss		Vss	Vss	Vss		Vss	QBBA0	QBA12
J	QABA2	QCS1	Vdd		Vdd	Vdd	Vdd		Vdd	QCS3	QBBA2
K	QAA15	QACKE0	Vss		Vss	Vss	Vss		Vss	QBCKE0	QBA15
L	QAWE	QCS0	Vdd		Vdd	Vdd	Vdd		Vdd	QCS2	QBWE
M	QAA10	QACKE1	Vss		Vss	Vss	Vss		Vss	QBCKE1	QBA10
N	QACAS	QAODT0	Vdd		Vdd	Vdd	Vdd		Vdd	QBODT0	QBCAS
P	QARAS	QAODT1	DA4		Vss	Vss	Vss		DA3	QBODT1	QBRAS
R	DODT1	DA10	DA1		DA2	DCS3	DA5		DA15	DA14	DCKE1
T	DODT0	DCS1								DCS0	DCKE0
U	DCAS	DA13		<u>Y1</u>	PVss	Vdd	PVdd	<u>¥0</u>		DBA2	DA12
V	DWE	DRAS		Y1	PVss	Vss	PVdd	Y0		DA11	DA9
W	DBA0	DA0	FBIN	<u>¥3</u>	AVss	CK	RSVD	<u>¥2</u>	FBOUT	DA6	DA8
Y	DBA1	PAR_IN	FBIN	Y3	AVDD	CK	VREFCA	Y2	FBOUT	DCS2	DA7

Terminal Functions

Signal Group	Signal Name	Type	Description
Ungated inputs	DCKEn, DODTn	1.25V/1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register function pins not associated with Chip Select.
Chip Select gated inputs	DAn, DBAn, DRAS, DCAS, DWE	1.25V/1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register inputs, re-driven only when either chip select is LOW. If both chip selects are low the register maintains the state of the previous input clock cycle at its outputs
Chip Select inputs	DCS0, DCS1	1.25V/1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes, and as such exactly one will be low when a valid address/command is present which should be re-driven.
	DCS2, DCS3	1.25V/1.35V/1.5V CMOS Inputs ¹	DRAM corresponding register Chip Select signals when QuadCS mode is enabled. DCS2 and DCS3 inputs are disabled when QuadCS mode is disabled.
Re-driven outputs	QxAn, QxBAn, QxCSn, QxCKEn, QxODTn, QxRAS, QxCAS, QxWE	1.25V/1.35V/1.5V CMOS Outputs ²	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock. x is A or B; outputs are grouped as A or B and may be enabled or disabled via RC0.
Parity input	PAR_IN	1.25V/1.35V/1.5V CMOS Inputs ¹	Input parity is received on pin PAR_IN and should maintain parity across the Chip Select Gated inputs (see above), at the rising edge of the input clock, one input clock cycle after corresponding data and one or both chip selects are LOW.
Parity error output	ERROUT	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. ERROUT will be active for two clock cycles, and delayed by 3 clock cycles to the corresponding input data
Clock inputs	CK, CK	1.25V/1.35V/1.5V CMOS Inputs ¹	Differential master clock input pair to the PLL; has weak internal pull-down resistors ($10K\Omega \sim 100K\Omega$).
Feedback	FBIN, FBIN	1.25V/1.35V/1.5V CMOS Inputs ¹	Feedback clock input
Clock	FBOUT, FBOUT	1.25V/1.35V/1.5V CMOS Outputs ²	Feedback clock output
Clock Outputs	Yn, Yn	1.25V/1.35V/1.5V CMOS Outputs ²	Re-driven Clock
Miscellaneous inputs	RESET	CMOS ³	Active low asynchronous reset input. When LOW, it causes a reset of the internal latches and disables the outputs, thereby forcing the outputs to float. Once RESET becomes high the Q outputs get enabled and are driven LOW (ERROUT is driven high) until the first access has been performed. RESET also resets the ERROUT signal.
	MIRROR	CMOS ³	Selects between two different ballouts for front or back operation. When the MIRROR input is high, the device Input Bus Termination (IBT) is turned off on all inputs, except the \overline{DCSn} and DODTn inputs.
	QSCEN	CMOS ³	Enables the QuadCS mode. The \overline{QSCEN} input has a weak internal pullup resistor ($10K\Omega$ - $100K\Omega$).

Signal Group	Signal Name	Type	Description
Power	Vrefca ¹	Reference Voltage	Input reference voltage for the differential data inputs, VDD/2 (0.75V) nominal.
	Vdd	Register Power	Power supply voltage (Register)
	Vss	Register Ground	Ground (Register)
	AVdd	Analog Power	Analog supply voltage (PLL)
	AVss	Analog Ground	Analog ground (PLL)
	PVdd	PLL Power	Clock logic and clock output driver power supply (PLL)
	PVss	PLL Ground	Clock logic and clock output driver ground (PLL)
	RSVD	I/O	Reserved pins, must be left floating (PLL)

- 1 1.25V/1.35V/1.5V CMOS inputs use VREFCA as the switching point reference for these receivers.
- 2 These outputs are optimized for memory applications to drive DRAM inputs to 1.25V/1.35V/1.5V signaling levels.
- 3 Voltage levels according standard JESD8-11A, wide range, non terminated logic.

Function Table (Each Flip Flop) with QuadCS Mode Disabled

			Inputs							Output	s^1	
RESET	DCS0	DCS1	CK ²	CK^2	ADDR ³	CMD ⁴	CTRL ⁵	Qn ⁶	QxCS0	QxCS1	QxODTn	QxCKEn
Н	L	L	↑	\	Control Word	Control Word	Control Word	Q_0	Н	Н	Q_0	Q_0
Н	X	X	L or H	H or L	X	X	X	Q_0	Q_0	Q_0	Q_0	Q_0
Н	L	Н	↑	\	X	X	X	Follows Input	L	Н	Follows Input	Follows Input
Н	X	X	L	L	X	X	X	float	float	float	float	L
Н	Н	L	↑	\rightarrow	X	X	X	Follows Input	Н	L	Follows Input	Follows Input
Н	Н	Н	↑	\rightarrow	X or float	X or float	X	Q_0 or float ⁷	Н	Н	Follows Input	Follows Input
L	X or float	X or float	X or float	X or float	X or float	X or float	X or float	float	float	float	float	L

- 1 Q_0 means the output does not change state.
- 2 It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when $\overline{\text{RESET}}$ is driven HIGH.
- 3 ADDR = DA[15:0], DBA[2:0]
- 4 CMD = \overline{DRAS} , \overline{DCAS} , \overline{DWE} .
- 5 CTRL = DODTn, DCKEn.
- 6 Qn = QxAn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE} , and QxBAn.
- Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state (Q_0) is maintained. Address floating is disabled independent of control word RC0 once 3T timing is activated.

Function Table (Each Flip Flop) with QuadCS Mode Enabled

	Inp	uts				Outp	outs	
RESET	DCS[3:0]	CK ¹	$\overline{\text{CK}}^{1}$	A/C/E ²	Qn	QCS[3:0]	QxODTn	QxCKEn
Н	LLHH			C	NI.			
Н	HHLL	↑	\downarrow	Control Word	No change	НННН	No change	No change
Н	LLLL			Word	change			
Н	XXXX	L or H	H or L	X	No change	No change	No change	No change
Н	LHHH	↑	\downarrow	Dn	Dn	LHHH	DODTn	DCKEn
Н	HLHH	↑	\downarrow	Dn	Dn	HLHH	DODTn	DCKEn
Н	HHLH	↑	\downarrow	Dn	Dn	HHLH	DODTn	DCKEn
Н	HHHL	↑	\downarrow	Dn	Dn	HHHL	DODTn	DCKEn
Н	LHLH	↑	\downarrow	Dn	Dn	LHLH	DODTn	DCKEn
Н	HLLH	↑	\downarrow	Dn	Dn	HLLH	DODTn	DCKEn
Н	LHHL	↑	\downarrow	Dn	Dn	LHHL	DODTn	DCKEn
Н	HLHL	↑	\downarrow	Dn	Dn	HLHL	DODTn	DCKEn
Н	XXXX	L	L	X	float	float	float	L
Н	НННН	↑	+	X	No change or float ³	НННН	DODTn	DCKEn
Н	LLLH							
Н	LLHL		↓	X		Ilegal Inp	ut States	
Н	LHLL		*	Λ		negai mp	ai states	
Н	HLLL							
L	X or float	X or float	X or float	X or float	float	float	float	L

¹ It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic high levels or static complementary logic levels (low and high) when $\overline{\text{RESET}}$ is driven high.

² A/C/E = DA0..DA15, DBA0..DBA2, \overline{DRAS} , \overline{DCAS} , \overline{DWE} , DODTn, DCKEn

³ Depending on Control Word RC0 Bit DA4. If RC0 DA4 is cleared, previous state is maintained. Address floating is disabled independent of control word RC0 once 3T timing is activated

Parity, Low Power and Standby with QuadCS Mode Disabled

			Inputs				Output
RESET	DCS0	DCS1	CK ¹	CK ¹	Σ of C/A ²	PAR_IN ³	ERROUT ⁴
Н	L	X	1	\	Even	L	Н
Н	L	X	↑	\downarrow	Odd	L	L
Н	L	X	↑	\downarrow	Even	Н	L
Н	L	X	↑	\	Odd	Н	Н
Н	X	L	1	\	Even	L	Н
Н	X	L	1	\	Odd	L	L
Н	X	L	↑	\	Even	Н	L
Н	X	L	1	\	Odd	Н	Н
Н	Н	Н	↑	\downarrow	X	X	H^5
Н	X	X	L or H	H or L	X	X	ERROUT ₀
Н	X	X	L	L	X	X	H^6
L	X or floating	X or floating	X or floating	X or floating	X or floating	X or floating	Н

- It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when $\overline{\text{RESET}}$ is driven HIGH.
- 2 C/A=DAn, DBAn, \overline{DRAS} , \overline{DCAS} , \overline{DWE} . Inputs DCKEn, DODTn, and \overline{DCSn} are not included in this range. This column represents the sum of the number of C/A signals that are electrically HIGH.
- 3 PAR_IN arrives one clock cycle after the data to which it applies, <u>ERROUT</u> is issued three clock cycles after the failing data.
- 4 This transition assumes \overline{ERROUT} is high at the crossing of CK going high and \overline{CK} going low. If \overline{ERROUT} is low, it stays latched low for exactly two clock cycles or until \overline{RESET} is driven low.
- 5 Same three cycle delay for $\overline{\text{ERROUT}}$ is valid for the de-select phase (see diagram)
- 6 The system is not allowed to pull CK and \overline{CK} low while \overline{ERROUT} is asserted.

Parity, Low Power and Standby with QuadCS Mode Enabled

		Inputs				Output
RESET	DCS[3:0]	CK ¹	CK ¹	Σ of A/C ²	PAR_IN ³	ERROUT ⁴
Н	LXXX	\uparrow	\downarrow	Even	L	Н
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	1	\downarrow	Odd	L	L
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	↑	\downarrow	Even	Н	L
	XLXX					
	XXLX					
	XXXL					
Н	LXXX	↑	\	Odd	Н	Н
	XLXX					
	XXLX					
	XXXL					
Н	НННН	1	\downarrow	X	X	H ⁵
Н	XXXX	L or H	H or L	X	X	ERROUTn ₀
Н	XXXX	L	L	X	X	H^6
L	X or floating	X or floating	X or floating	X or floating	X or floating	Н

- 1 It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic high levels or static complementary logic levels (low and high) when $\overline{\text{RESET}}$ is driven high.
- 2 A/C = DA0..DA15, DBA0..DBA2, \overline{DRAS} , \overline{DCAS} , \overline{DWE} . Inputs DCKE0, DCKE1, DODT0, DODT1, \overline{DCSO} and $\overline{DCS1}$ are not included in this range. This column represents the sum of the number of A/C signals that are electrically high.
- 3 PAR_IN arrivesone clock cycle afterdata to which it applies, ERROUT is issued three clock cycles after the failing data.
- This transition assumes \overline{ERROUT} is high at the crossing of CK going high and \overline{CK} going low. If \overline{ERROUT} is low, it stays latched low for exactly two clock cycles or until \overline{RESET} is driven low.
- Same three-cycle delay for $\overline{\text{ERROUT}}$ is valid for the de-select phase (see diagram)
- 6 The system is not allowed to pull CK and $\overline{\text{CK}}$ low while $\overline{\text{ERROUT}}$ is asserted.

PLL Function Table

	Inpu	ts				Outp	outs		PLL
RESET	AVDD	OEn ¹	CK ²	$\overline{\mathbf{C}\mathbf{K}}^2$	Yn	Yn	FBOUT	FBOUT	
L	X	X	X	X	Float	Float	Float	Float	Off
Н	VDD nominal	L	L	Н	L	Н	L	Н	On
Н	VDD nominal	L	Н	L	Н	L	Н	L	On
Н	VDD nominal	Н	L	Н	Float	Float	L	Н	On
Н	VDD nominal	Н	Н	L	Float	Float	Н	L	On
Н	VDD nominal	X	L	L	Float	Float	Float	Float	Off
Н	GND ³	L	L	Н	L	Н	L	Н	Bypassed/Off
Н	GND ³	L	Н	L	Н	L	Н	L	Bypassed/Off
Н	GND ³	Н	L	Н	Float	Float	L	Н	Bypassed/Off
Н	GND ³	Н	Н	L	Float	Float	Н	L	Bypassed/Off
Н	GND ³	X	L	L	Float	Float	Float	Float	Bypassed/Off
Н	X	X	Н	Н			Reserved		

¹ The Output Enable (OEn) to disable the output buffer is not an input signal to the SSTE32882KB1, but an internal signal from the PLL powerdown control and test logic. It is controlled by setting or clearing the corresponding bit in the Clock Driver mode register.

² It is illegal to hold both the CK and $\overline{\text{CK}}$ inputs at static logic HIGH levels or static complementary logic levels (LOW and HIGH) when $\overline{\text{RESET}}$ is driven HIGH.

³ This is a device test mode and all register timing parameters are not guaranteed.

Absolute Maximum Ratings

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

Symbol	Parameter	Conditions	Min	Max	Unit
AVDD, PVDD, VDD	Supply voltage		-0.4	+1.975	V
VI	Receiver input voltage ¹		-0.4	V _{DD} + 0.5	V
Vref	Reference voltage		-0.4	$V_{DD} + 0.5$	V
Vo	Driver output voltage ¹		-0.4	$V_{DD} + 0.5$	V
IIK	Input clamp current	$V_I < 0$ or $V_I > V_{DD}$		-50	mA
Іок	Output clamp current	$V_O < 0$ or $V_O > V_{DD}$		±50	mA
Io	Continuous output current	0 < VO < VDD		±50	mA
ICCC	Continuous current through each VDD or GND pin			±100	mA
Tstg	Storage temperature		-65	+150	°C
Rθja	Deal or Thomas London London Andrian?	0m/s Airflow		43.8	°C/W
KOJA	Package Thermal Impedance, Junction-to-Ambient ²	1m/s Airflow		35.5	C/ W
RθJВ	Package Thermal Impedance, Junction-to-Board ²			22	°C/W
RθJC	Package Thermal Impedance, Junction-to-Case ²			16.2	°C/W

¹ The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. This value is limited to 1.975 V maximum.

DC and **AC** Specifications

The SSTE32882KB1 parametric values are specified for the device default control word settings, unless otherwise stated. Note that RC10 setting does not affect any of the parametric values.

² The package thermal impedance is calculated in accordance with JESD51-2.

DC Specifications - Voltage

The SSTE32882KB1 parametric values are specified for the device default control word settings, unless otherwise stated. Note that the RC10 setting does not affect any of the parametric values.

Symbol	Parameter	Signals	Min	Nom	Max	Unit
V_{DD}	DC Supply voltage (1.5V Operation)		1.425	1.5	1.575	V
	DC Supply voltage (1.35V Operation)		1.282	1.35	1.451	V
V_{REF}	DC Reference voltage		0.49 x V _{DD}	0.50 x V _{DD}	0.51 x V _{DD}	V
V_{TT}	DC Termination voltage		V_{REF} – 40 mV	V_{REF}	V _{REF} + 40 mV	V
$V_{IH(AC)}$	AC HIGH-level input voltage (1.5V Operation, DDR3-800/1066/1333)	Data inputs ¹	V _{REF} + 175 mV	-	V _{DD} + 0.4	V
	AC HIGH-level input voltage (1.5V Operation, DDR3-1600)	Data inputs ¹	V _{REF} + 150 mV	-	V _{DD} + 0.4	V
	AC HIGH-level input voltage (1.5V Operation, DDR3-1866)	Data inputs ¹	V _{REF} + 135 mV	-	V _{DD} + 0.4	V
	AC HIGH-level input voltage (1.35V Operation, DDR3L-800/1066/1333)	Data inputs ¹	V _{REF} + 150 mV	-	V _{DD} + 0.2	V
	AC HIGH-level input voltage (1.35V Operation, DDR3L-1600)	Data inputs ¹	V _{REF} + 135 mV	-	V _{DD} + 0.2	V
$V_{IL(AC)}$	AC LOW-level input voltage (1.5V Operation, DDR3-800/1066/1333)	Data inputs ¹	-0.4	_	V _{REF} – 175 mV	V
	AC LOW-level input voltage (1.5V Operation, DDR3-1600)	Data inputs ¹	-0.4	_	V _{REF} – 150 mV	V
	AC LOW-level input voltage (1.5V Operation, DDR3-1866)	Data inputs ¹	-0.4	-	V _{REF} – 135 mV	V
	AC LOW-level input voltage(1.35V Operation, DDR3L-800/1066/1333)	Data inputs ¹	-0.2	-	V _{REF} – 150 mV	V
	AC LOW-level input voltage (1.35V Operation, DDR3L-1600)	Data inputs ¹	-0.2	-	V _{REF} – 135 mV	V
$V_{IH(DC)}$	DC HIGH-level input voltage(1.5V Operation)	Data inputs ¹	V _{REF} + 100 mV	-	V _{DD} + 0.4	V
	DC HIGH-level input voltage(1.35V Operation)	Data inputs ¹	V _{REF} + 90 mV	_	V _{DD} + 0.2	V
$V_{IL(DC)}$	DC LOW-level input voltage(1.5V Operation)	Data inputs ¹	-0.4	-	V _{REF} – 100 mV	V
	DC LOW-level input voltage(1.35V Operation)	Data inputs ¹	-0.2	-	V _{REF} – 90 mV	V
V _{IH(CMOS)}	HIGH-level input voltage	CMOS inputs ²	0.65 x VDD	-	V_{DD}	V
$V_{IL(CMOS)}$	LOW-level input voltage	CMOS inputs ²	0	-	0.35 x VDD	V
V _{IL (Static)}	Static LOW-level input voltage ³	CK, CK,	-	-	0.35 x VDD	V
V _{IX(AC)}	Differential input crosspoint voltage range(1.5V Operation,	CK, CK, FBIN, FBIN	0.5xV _{DD} - 175 mV	0.5 x V _{DD}	0.5xV _{DD} + 175 mV	V
	DDR3-800/1066/1333/1600)		0.5xV _{DD} - 200 mV ⁴	0.5 x V _{DD}	0.5xV _{DD} + 200 mV ⁴	V
	Differential input crosspoint voltage range(1.5V Operation, DDR3-1866)	CK, CK, FBIN, FBIN	0.5xV _{DD} - 150 mV	0.5 x V _{DD}	0.5xV _{DD} + 150 mV	V
			0.5xV _{DD} - 180mV ⁵	0.5 x V _{DD}	$0.5xV_{DD} + 180mV^4$	V
	Differential input crosspoint voltage range(1.35V Operation,	CK, CK, FBIN, FBIN	0.5xV _{DD} - 150 mV	0.5 x V _{DD}	0.5xV _{DD} + 150 mV	V
	DDR3L-800/1066/1333/1600)		0.5xV _{DD} - 180 mV ⁶	0.5 x V _{DD}	0.5xV _{DD} + 180 mV ⁵	V
V _{ID(AC)}	Differential input voltage ⁷ (1.5V Operation, DDR3-800/1066/1333)	CK, CK	350	_	V_{DD}	mV
, ,	Differential input voltage ⁶ (1.5V Operation, DDR3-1600)	CK, CK	300	_	V_{DD}	mV
	Differential input voltage ⁶ (1.5V Operation, DDR3-1866)	CK, CK	270	_	V_{DD}	mV
	Differential input voltage ⁶ (1.35V Operation, DDR3-800/1066/1333)	CK, CK	300	_	V_{DD}	mV
	Differential input voltage ⁶ (1.35V Operation, DDR3-1600)	CK, CK	270	_	V_{DD}	mV
I _{OH}	HIGH-level output current ⁸	All outputs except ERROUT	-11	_	_	mA
I _{OL}	LOW-level output current ⁸	All outputs except ERROUT	11	_		mA
I _{OL}	LOW-level output current	ERROUT	25	_	_	mA
V _{OD}	Differential re-driven clock swing (1.5V Operation)	Yn, Yn	500	_	V_{DD}	mV
	Differential re-driven clock swing (1.35V Operation)	Yn, Yn	450	_	V _{DD}	mV

Symbol	Parameter	Signals	Min	Nom	Max	Unit
V _{OX}	Differential Output Crosspoint Voltage (1.5V Operation)	Yn, Yn	0.5xV _{DD} – 100 mV	-	0.5xV _{DD} + 100 mV	V
	Differential Output Crosspoint Voltage (1.35V Operation)	Yn, Yn	$0.5 \text{xV}_{DD} - 90 \text{ mV}$	ı	0.5xV _{DD} + 90 mV	V


- 1 DCKE0/1, DODT0/1, DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE, PAR_IN, DCS[1:0] when QCSEN = HIGH, DCS[3:0] when QCSEN = LOW.
- 2 RESET, MIRROR
- 3 This spec applies only when both CK and $\overline{\text{CK}}$ are actively driven LOW. It does not apply when $\overline{\text{CK/CK}}$ are floating.
- 4 Extended range for Vix is only allowed for clock (CK and $\overline{\text{CK}}$) and if single-ended clock input signals CK and $\overline{\text{CK}}$ are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-275 mV, and when the differential slew rate of CK $\overline{\text{CK}}$ is larger than 4 V/ns.
- 5 Extended range for Vix is only allowed for clock (CK and $\overline{\text{CK}}$) and if single-ended clock input signals CK and $\overline{\text{CK}}$ are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-243 mV, and when the differential slew rate of CK $\overline{\text{CK}}$ is larger than 4 V/ns.
- 6 Extended range for Vix is only allowed for clock (CK and $\overline{\text{CK}}$) and if single-ended clock input signals CK and $\overline{\text{CK}}$ are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-243 mV, and when the differential slew rate of CK $\overline{\text{CK}}$ is larger than 3.6 V/ns
- 7 VID is the magnitude of the difference between the input level on CK and the input level on CK See Diagram (Voltage waveforms; input clock)
- 8 Default settings

DC Specifications - Voltage (DDR3U 1.25V)

Symbol	Parameter	Signals	Min	Nom	Max	Unit
V_{DD}	DC Supply voltage (1.25V Operation)		1.19	1.25	1.31	V
V_{REF}	DC Reference voltage		0.49 x V _{DD}	0.50 x V _{DD}	0.51 x V _{DD}	V
V_{TT}	DC Termination voltage		V _{REF} – 40 mV	V_{REF}	V _{REF} + 40 mV	V
V _{IH(AC)}	AC HIGH-level input voltage (1.25V Operation, DDR3U-800/1066/1333/1600)	Data inputs ¹	V _{REF} + 125 mV	-	V _{DD} + 0.2	V
V _{IL(AC)}	AC LOW-level input voltage (1.25V Operation, DDR3U-800/1066/1333/1600)	Data inputs ¹	-0.2	-	V _{REF} – 125 mV	٧
$V_{IH(DC)}$	DC HIGH-level input voltage(1.25V Operation)	Data inputs ¹	V _{REF} + 90 mV	_	V _{DD} + 0.2	V
$V_{IL(DC)}$	DC LOW-level input voltage(1.25V Operation)	Data inputs ¹	-0.2	-	V _{REF} – 90 mV	V
$V_{\text{IH}(\text{CMOS})}$	HIGH-level input voltage	CMOS inputs ²	0.65 x VDD	-	V_{DD}	V
$V_{IL(CMOS)}$	LOW-level input voltage	CMOS inputs ²	0	-	0.35 x VDD	V
V _{IL (Static)}	Static LOW-level input voltage ³	CK, CK,	-	ı	0.35 x VDD	V
$V_{IX(AC)}$	Differential input crosspoint voltage range(1.25V Operation,	CK, CK, FBIN, FBIN	0.5xV _{DD} - 150 mV	0.5 x V _{DD}	0.5xV _{DD} + 150 mV	V
	DDR3U-800/1066/1333/1600)		0.5xV _{DD} - 180mV ⁴	0.5 x V _{DD}	0.5xV _{DD} + 180 mV ⁴	V
V _{ID(AC)}	Differential input voltage ⁵ (1.25V Operation, DDR3U-800/1066/1333/1600)	CK, CK	250	-	V_{DD}	mV
I _{OH}	HIGH-level output current ⁶	All outputs except ERROUT	-11	-	-	mA
I _{OL}	LOW-level output current ⁶	All outputs except ERROUT	11	-	_	mA
I _{OL}	LOW-level output current	ERROUT	25	-	_	mA
V _{OD}	Differential re-driven clock swing (1.25V Operation)	Yn, Y n	400	-	V_{DD}	mV
V _{OX}	Differential Output Crosspoint Voltage (1.25V Operation)	Yn, Yn	0.5xV _{DD} – 90 mV	-	0.5xV _{DD} + 90 mV	V

- 1 DCKE0/1, DODT0/1, DA0..DA15, DBA0..DBA2, DRAS, DCAS, DWE, PAR IN, DCS[1:0] when QCSEN = HIGH, DCS[3:0] when QCSEN = LOW.
- 2 RESET, MIRROR
- 3 This spec applies only when both CK and $\overline{\text{CK}}$ are actively driven LOW. It does not apply when $\overline{\text{CK/CK}}$ are floating.
- 4 Extended range for Vix is only allowed for clock (CK and CK) and if single-ended clock input signals CK and CK are monotonic with a single-ended swing VSEL / VSEH of at least VDD/2 +/-243 mV, and when the differential slew rate of CK CK is larger than 3.6 V/ns.
- 5 VID is the magnitude of the difference between the input level on CK and the input level on CK See Diagram (Voltage waveforms; input clock)
- 6 Default settings

Voltage waveforms; input clock



Thermal

Symbol	Parameter	DDR3/DDR3L/ DDR3U -800	DDR3/DDR3L /DDR3U -1066	DDR3/DDR3L/ DDR3U-1333	DDR3/DDR3L /DDR3U -1600	DDR3-1866	
T _{case (max)}	Case temperature ¹	109 ²	108 ²	106 ²	103 ²	101 ²	°C

¹ Measurement procedure JESD51-2

DC Current Specifications

Operating Electrical Characteristics

Symbol	Parameter ¹	Conditions	Min	Typ ²	Max	Unit
II	Input current	$\overline{\text{RESET}}$, MIRROR, VI = VDD or GND			±5	4
11	QCSEN input current	$\overline{\text{QCSEN}}$, VI = VDD or GND	-150		5	μΑ
IID	Input current	Data inputs ³ , VI = VDD or GND			±5	μΑ
ПБ	input current	CK , \overline{CK}^4 ; $V_I = V_{DD}$ or GND	-5		150	μΑ
Iou	HIGH-level output current	Qn ⁵	-11			mA
IOH	Thori-level output current	$Yn, \overline{Yn}, FBOUT, \overline{FBOUT}$	-11			mA
		Qn ⁵	11			mA
IOL	LOW-level output current	Yn, Yn , FBOUT, FBOUT	11			mA
IOL LC Sta IDD ⁶ Lo		ERROUT	25			mA
	Static standby current	$\overline{\text{RESET}} = \text{GND} \text{ and } \text{CK} = \overline{\text{CK}} = \text{VIL}(\text{AC})$			5	mA
IDD ⁶	Low-Power Static Operating	\overline{RESET} = VDD and CK = \overline{CK} = VIL(AC), MIRROR = VDD, RC8=X111,IBT OFF			15	mA
	Dynamic operating input clock only; active outputs	$\overline{RESET} = VDD, MIRROR = VDD, VI = VIH(AC) \text{ or } \\ VIL(AC), RC0[DBA0] = 0, RC0[DBA1] = 0, CK \text{ and } \overline{CK} \\ switching 50% duty cycle, IO = 0, \overline{DCSO} = L, \overline{DCSI} = H. V_{DD} = V_{DDMAX}$				μA/MHz
I _{CCD}	Dynamic operating per each data input	$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$				μΑ/Clock MHz/ D Input

- 1 The \overline{RESET} and MIRROR inputs of the device must be held at valid voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless \overline{RESET} is LOW.
- All typical values are at VDD = 1.5V, TA = 25°C.
- 3 DCKEn, DODTn, DAn, DBAn, DRAS, DCAS, DWE, DCSn, PAR_IN are measured while RESET is pulled LOW.
- 4 The CK and $\overline{\text{CK}}$ inputs have pull-down resistors in the range of $10\text{K}\Omega$ to $100\text{K}\Omega$.
- 5 Qn = QxAn, \overline{QxCSn} , QxCKEn, QxODTn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE} , and QxBAn.
- 6 The supply current is measured as the total current consumptoion on the AVDD, PVDD, and VDD supply current pins. Io=0.

SSTE32882KB1

² This spec is meant to guarantee a Tj of 125C by the SSTE32882KB1 device. Since Tj cannot be measured or observed by users, Tcase is specified instead. Under all thermal condition, the Tj of a SSTE32882KB1 device shall not be higher than 125 °C.

Capacitance Values

Symbol	Parameter	Conditions	DDR3/DDR3L/DDR3U 800/1066/1333/1600			D	Unit		
			Min	Тур	Max	Min	Тур	Max	
Cı	Input capacitance, Data inputs	see footnote ^{1,2}	1.5	-	2.5	1.5	1.5 - 2.2		pF
O _I	Input capacitance, CK, CK, FBIN, FBIN'	see footnote ¹	1.5	-	2.5	1.5	-	2.2	pF
C _O	Output capacitance, Re-driven and Clock Outputs	QxA0QxA15, QxBA0QxBA2, QxCS0/1, QxCKE0/1, QxODT0/1, QxRAS, QxCAS, QxWE, Y0, Y0 Y3, Y3	1	-	2				pF
$C_{I\Delta}$	Delta capacitance over all inputs		-	-	0.5		-	0.5	pF
C _{IR}	Input capacitance, RESET, MIRROR, QCSEN	$V_I = V_{DD}$ or GND; $V_{DD} = 1.5 \text{ V}$	-	-	3		-	3	pF

¹ This parameter is not subject to production test. It is verified by design and characterization. Input capacitance is measured according to JEP147 ("PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)") with VDD, VSS, AVDD, AVSS, PVDD, PVSS, V_{REF} applied and all other pins (except the pin under test) floating. Input capacitance are measured with the device default settings when MIRROR=Low.

^{2.} Data Inputs are DCKE0/1, DODT0/1, DA0..DA15, DBA0..DBA2, DRAS, DWE, PAR_IN, DCS[1:0], when QCSEN = HIGH, DCS[3:0] when QCSEN =LO

Timing Requirements

Symbol	Parameter	Conditions	DDR3/E 800/ 100		DDR3/1	DDR3L	DDR	3-1866	Unit
			Min	Max	Min	Max	Min	Max	
fCLOCK	Input Clock Frequency	Application Frequency ¹	300	670	300	810	300	945	MHz
ftest	Input Clock Frequency	Test Frequency ²	70	300	70	300	70	300	MHz
tCH/tCL	Pulse Duration, CK, CK HIGH or LOW		0.4		0.4		0.4		tck ³
tACT	Inputs active time before RESET is taken HIGH ⁴	$\frac{DCKE0/1 = LOW \text{ and}}{DCS[n:0] = HIGH}$	8		8		8		tck ³
tMRD	Command word to command word programming delay	Number of clock cycles between two command programming accesses	8		8		8		tck ³
tINDIS	Input Buffers disable time after DCKE[1:0] is LOW	DCKE[1:0] = LOW; RESET = HIGH; CK/CK = Toggling; RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1	4	1	4	1	4	tck ³
tQDIS	Output Buffers Hi-Z after QxCKEn is driven LOW	DCKE[1:0] = LOW; RESET = HIGH; CK/CK = Toggling; RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1.5	1.5	1.5	1.5	1.5	1.5	tCK ³
t _{CKOFF}	Number of tCK required for both DCKE0 and DCKE1 to remain LOW before both CK/CK are driven low	$\frac{\text{DCKE}[1:0] = \text{LOW};}{\text{RESET}} = \text{HIGH};$ $\text{CK/CK} = \text{Toggling}$	5		5		5		t _{CK} ³
t _{CKEV}	Input buffers (DCKE0 and DCKE1) disable time after $CK/\overline{CK} = LOW$	$\begin{aligned} & \underline{DCKE[1:0] = LOW;} \\ & \overline{RESET} = HIGH; \\ & \underline{CK/\overline{CK}} = LOW \end{aligned}$	2		2		2		t _{CK} ³
tFixedout puts	Static Register Output after DCKE0 or DCKE1 is HIGH at the input (exit from Power Saving state)	RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1	3	1	4	1	4	tCK ³
tsu	Setup Time ⁵	Input valid before CK/CK	100		50		40		ps
tH	Hold Time ⁶	Input to remain valid after CK/CK	175		125		75		ps

- 1 All specified timing parameters apply.
- 2 Timing parameters specified for frequency band 2 apply.
- 3 Clock cycle time.
- 4 This parameter is not necessarily production tested (see the "Voltage Waveforms for Setup and Hold Times-Hold Time Calculation" figure below).

- 5 Setup (tSU) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and first crossing of VIH(AC) min. Setup (tSU) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value.
- 6 Hold (tH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)MAX and the first crossing of VREF(DC). Hold (tH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(DC) region' use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value.


Timing Requirements (DDR3U 1.25V)

Symbol	Parameter	Conditions	DDR3\\ 1066/		DDR3	U-1600	Unit
			Min	Max	Min	Max	
fCLOCK	Input Clock Frequency	Application Frequency ¹	300	670	300	810	MHz
ftest	Input Clock Frequency	Test Frequency ²	70	300	70	300	MHz
tCH/tCL	Pulse Duration, CK, CK HIGH or LOW		0.4		0.4		tck ³
tACT	Inputs active time before RESET is taken HIGH ⁴	$\frac{DCKE0/1 = LOW \text{ and}}{\overline{DCS[n:0]} = HIGH}$	8		8		tck ³
tMRD	Command word to command word programming delay	Number of clock cycles between two command programming accesses	8		8		tck ³
tINDIS	Input Buffers disable time after DCKE[1:0] is LOW	DCKE[1:0] = LOW; RESET = HIGH; CK/CK = Toggling; RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1	4	1	4	tCK ³
tQDIS	Output Buffers Hi-Z after QxCKEn is driven LOW	DCKE[1:0] = LOW; RESET = HIGH; CK/CK = Toggling; RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1.5	1.5	1.5	1.5	tCK ³
t _{CKOFF}	Number of tCK required for both DCKE0 and DCKE1 to remain LOW before both CK/CK are driven low	$\frac{\text{DCKE}[1:0] = \text{LOW};}{\overline{\text{RESET}} = \text{HIGH};}$ $CK/\overline{CK} = \text{Toggling}$	5		5		t _{CK} ³
t _{CKEV}	Input buffers (DCKE0 and DCKE1) disable time after $CK/\overline{CK} = LOW$	$\begin{aligned} & \underline{DCKE[1:0] = LOW;} \\ & \overline{RESET} = HIGH; \\ & \underline{CK/CK} = LOW \end{aligned}$	2		2		t _{CK} ³
tFixedout puts	Static Register Output after DCKE0 or DCKE1 is HIGH at the input (exit from Power Saving state)	RC9[DBA1] = 1 and RC9[DBA0] = 0 or 1	1	3	1	3	tCK ³
tsu	Setup Time ⁵	Input valid before CK/CK	100		50		ps
tH	Hold Time ⁶	Input to remain valid after CK/CK	175		125		ps


- 1 All specified timing parameters apply.
- 2 Timing parameters specified for frequency band 2 apply.
- 3 Clock cycle time.
- 4 This parameter is not necessarily production tested (see the "Voltage Waveforms for Setup and Hold Times–Hold Time Calculation" figure below).

- 5 Setup (tSU) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and first crossing of VIH(AC) min. Setup (tSU) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VREF(DC) and the first crossing of VIL(AC) max. If the actual signal is always earlier than the nominal slew rate line between shaded 'VREF(DC) to ac region', use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate line anywhere between shaded 'VREF(DC) to ac region', the slew rate of a tangent line to the actual signal from the ac level to dc level is used for derating value .
- 6 Hold (tH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)MAX and the first crossing of VREF(DC). Hold (tH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)MIN and the first crossing of VREF(DC). If the actual signal is always later than the nominal slew rate line between shaded 'dc level to VREF(DC) region' use nominal slew rate for derating value. If the actual signal is earlier than the nominal slew rate line anywhere between shaded 'dc to VREF(DC) region', the slew rate of a tangent line to the actual signal from the dc level to VREF(DC) level is used for derating value.

Voltage Waveforms for Setup and Hold Times-Hold Time Calculation



Voltage Waveforms for Setup and Hold Times-Setup Time Calculation



$$\begin{array}{c} \text{Setup Slew Rate} \\ \text{Falling Signal} \end{array} \hspace{0.1cm} \xrightarrow{V_{\text{REF(dc)}} - V_{\text{IL(ac)}} \text{max}} \\ \Delta \text{TF} \end{array} \hspace{0.1cm} \begin{array}{c} \text{Setup Slew Rate} \\ \text{Rising Signal} \end{array} \hspace{0.1cm} \xrightarrow{V_{\text{IH(ac)}} \text{min - } V_{\text{REF(dc)}}} \\ \Delta \text{TR} \end{array}$$

AC Specifications - Output Timing Requirements

Symbol	Parameter ¹	Conditions	DDR3/DDR3L -800/ 1066/1333		DDR3/DDR3L -1600		DDR3-1866		Unit
			Min	Max	Min	Max	Min	Max	
4DDM	Propagation delay, single-bit switching (1.5V operation)	CK/CK to output ²	0.65	1.0	0.65	1.0	0.65	1.0	-
tPDM	Propagation delay, single-bit switching (1.35V operation) ³		0.65	1.2	0.65	1.2			- ns
4DIG	Output disable time (1/2-Clock pre-launch)	Yn/ Yn (falling edge)	0.5+ tQSK1(min)		0.5+ tQSK1(min)		0.5+ tQSK1(min)		
tDIS	Output disable time (3/4-Clock pre-launch)	to output float ⁴	0.25+ tQSK2(min)		0.25+ tQSK2(min)		0.25+ tQSK2(min)		ps
tEN	Output enable time (1/2-Clock pre-launch)	Yn/Yn (falling edge)	0.5- tQSK1(max)		0.5- tQSK1(max)		0.5- tQSK1(max)		ns
ten	Output enable time (3/4-Clock pre-launch)	output driving	0.75- tQSK2(max)		0.75- tQSK2(max)		0.75- tQSK2(max)		ps

See "Qn and Yn Load Circuit" diagram. 1


² See "Propagation Delay Timing" diagram below.
3 t_{PDM} range (t_{PDM_max} - t_{PDM_min}) must remain as 350 ps. For example, if t_{PDM_min} for a device is 0.65 ns, it's t_{PDM_max} cannot be more than 1.0 ns, If t_{PDM_max} for a device is 1.2 ns, it's t_{PDM_min} cannot be less than 0.85 ns.

See "Voltage Waveforms Address Floating" diagram.

AC Specifications - Output Timing Requirements (DDR3U 1.25V)

Symbol	Parameter ¹	Conditions	DDR3U-800/	1066	DDR3U -1333	/1600	Unit
			Min	Max	Min	Max	
tPDM	Propagation delay, single-bit switching (1.25V operation)	CK/\overline{CK} to output ²	0.65	1.35	0.65	1.35	ns
tDIS	Output disable time (1/2-Clock pre-launch)	Yn/ Yn (falling edge) to output float ³	0.5+ tQSK1(min)		0.5+ tQSK1(min)		ps
tEN	Output enable time (1/2-Clock pre-launch)	Yn/Yn (falling edge) output driving	0.5- tQSK1(max)		0.5- tQSK1(max)		ps

- See "Qn and Yn Load Circuit" diagram.
- 2 See "Propagation Delay Timing" diagram below.
- 3 See "Voltage Waveforms Address Floating" diagram.



- $1 \overline{\text{CK}}$ and $\overline{\text{Yn}}$ left out for better visibility.
- $2\ RCA0$ is re-driven command address signal based on input CA0.

Output Buffer Characteristics - edge rates over specified operating free-air temperature range

Symbol	Parameter	Conditions	_					DDR3-1866		Unit
			Min	Max	Min	Max	Min	Max		
dV/dt r	rising edge slew rate ¹ (1.5V operation)		2	7	2.0	5.5	2.0	5.0	V/ns	
av/at_1	rising edge slew rate ¹ (1.35V operation)		1.8	5.0	1.8	5.0	-	-	V/IIS	
dV/dt_f	falling edge slew rate ¹ (1.5V operation)		2	7	2.0	5.5	2.0	5.0	V/ns	
av/at_1	falling edge slew rate ¹ (1.35V operation)		1.8	5.0	1.8	5.0	-	-	V/IIS	
dV/dt_D ²	absolute difference between dV/dt_r and dV/dt_f ¹		_	1	_	1	-	1	V/ns	

¹ Measured into test load at default register setting except RC3, RC4 and RC5 which are set according to the drive strength to be measured.

² Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

Clock Driver Characteristics at Application Frequency (frequency band 1)

Symbol	Parameter	Conditions		0R3/ 3-800		R3/ L-1066		R3/ L-1333		R3/ L-1600	DDR	3-1866	Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tJIT(CC+)	Cycle-to-cycle period jitter		0	40	0	40	0	40	0	30	0	25	ps
tJIT(CC-)	Cycle-to-cycle period jitter		-40	0	-40	0	-40	0	-30	0	-25	0	ps
tstab	Stabilization time		-	6	-	6	-	6	-	6	-	5	μs
tFDYN	Dynamic phase offset		-50	50	-50	50	-50	50	-40	40	-30	30	ps
tCKSK	Fractional Clock Output skew ¹		-	15	-	15	-	15	-	10	-	10	ps
tJIT(PER)	Yn Clock Period jitter		-40	40	-40	40	-40	40	-30	30	-25	25	ps
tJIT(HPER)	Half period jitter		-50	50	-50	50	-50	50	-40	40	-35	35	ps
t _{PWH/PWL}	Yn pulse width HIG/LOW duration ³	$t_{PW} = 1/2t_{CK} - It_{JIT}(hper)minI$ to $1/2t_{CK} - It_{JIT}(hper)maxI$	1.200	1.300	0.888	0.988	0.700	0.800	0.585	0.665	0.501	0.571	ns
tQSK1 ²	Qn Output to Yn clock tolerance (Standard 1/2-Clock Pre-Launch)	Output Inversion enabled	-150	250	-150	250	-150	250	-140	140	-135	125	na
IQSK1"		Output Inversion disabled	-150	350	-150	350	-150	350	-140	240	-135	225	ps
24	Qn Output to Yn clock tolerance (3/4 Clock Pre-Launch)	Output Inversion enabled	-150	250	-150	250	-150	250	-140	140	-135	125	
tQSK2 ⁴		Output Inversion disabled	-150	350	-150	350	-150	350	-140	240	-135	225	ps
	Average delay through the register beween the input clock and output	Standard 1/2-Clock Pre-Launch tSTAOFF = tPDM + 1/2 tCK	1.9	2.25	1.59	1.94	1.40	1.75	1.28	1.63	1.19	1.54	ns
tct a off	clock over "n" cycles ⁵ . (1.5V operation)	3/4 Clock Pre-Launch tSTAOFF = tPDM + 3/4 tCK	2.53	2.88	2.06	2.41	1.77	2.12	1.59	1.94	1.45	1.80	ns
tSTAOFF	Average delay through the register beween the input clock and output clock ⁵ . (1.35V operation)	Standard 1/2-Clock Pre-Launch tSTAOFF = tPDM + 1/2 tCK	1.90	2.45	1.59	2.14	1.40	1.95	1.28	1.83	-	-	ns
		3/4 Clock Pre-Launch tSTAOFF = tPDM + 3/4 tCK	2.53	3.08	2.06	2.61	1.77	2.32	1.59	2.14	-	-	ns

SSTE32882KB1

Symbol	Parameter	Conditions	DDR3/ DDR3-800		DDR3/ DDR3L-1066		DDR3/ DDR3L-1333		DDR3/ DDR3L-1600		DDR3-1866		Unit
tDYNOFF ⁶	Maximum variation in delay between the input & output clock		-	160	-	130	-	110	-	90	-	70	ps
	SSC modulation frequency		30	33	30	33	30	33	30	33	30	33	kHz
	SSC clock input frequency deviation		0.00	-0.5	0.00	-0.5	0.00	-0.5	0.00	-0.5	0.00	-0.5	%
tBAND	PLL Loop bandwidth (-3 dB from unity gain)		25 ⁷		30 ⁷		357		40 ⁷	-	45 ⁷	1	MHz

- 1. This skew represents the absolute output clock skew and contains the pad skew and package skew (See "Clock Output (Yn) Skew"). This parameter is specified for the clock pairs on each side of the register independently. The skew is applicable to left side clock pairs between $Y0/\overline{Y0}$ and $Y2/\overline{Y2}$, as well as right side of the clock pairs between $Y1/\overline{Y1}$ and $Y3/\overline{Y3}$. This is not a tested parameter and has to be considered as a design goal only.
- 2. This skew represents the absolute Qn skew compared to the output clock (Yn), and contains the register pad skew, clock skew and package routing skew (See "Qn Output Skew for Standard 1/2-Clock Pre-Launch"). The output clock jitter is not included in this skew. The Qn output can either be early or late. This parameter applies to each side of the register independently. The parameter includes the skew related to simultaneous switching noise (SSO).
- 3. The parameter is a measure of the output clock pulse width HIGH/LOW. The output clock duty cycle can be calculated based on t_{PW} .
- 4. This skew represents the absolute Qn skew compared to the output clock (Yn), and contains the register pad skew, clock skew and package routing skew (See "Qn Output Skew for Standard 3/4-Clock Pre-Launch"). The output clock jitter is not included in this skew. The Qn output can either be early or late. This parameter applies to each side of the register independently. The parameter includes the skew related to simultaneous switching noise (SSO).
- 5. This parameter measures the delay from the rising differential input clock which samples incoming C/A to the rising differential output clock that will be used to sample the same C/A data. t_{STAOFF} may vary by the amount of t_{DYNOFF} based on voltage and temperature drift as well as tracking error and jitter. Including this variation t_{STAOFF} may not exceed the limits set by $t_{STAOFF(MIN)}$ and $t_{STAOFF(MAX)}$.
- 6. See "Measurement Requirement for tSTAOFF and tDYNOFF".
- 7. Implies a -3 dB bandwidth and jitter peaking of 3 dB.

Clock Driver Characteristics at Application Frequency (frequency band 1)(DDR3U 1.25V)

Symbol	Parameter	Conditions	DDR3U-800		DDR3U-1066		DDR3U-1333		DDR3U-1600		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	1
tJIT(CC+)	Cycle-to-cycle period jitter		0	40	0	40	0	40	0	30	ps
tJIT(CC-)	Cycle-to-cycle period jitter		-40	0	-40	0	-40	0	-30	0	ps
tstab	Stabilization time		-	6	-	6	-	6	-	6	μs
tFDYN	Dynamic phase offset		-50	50	-50	50	-50	50	-40	40	ps
tCKSK	Fractional Clock Output skew ¹		-	15	-	15	-	15	-	10	ps
tJIT(PER)	Yn Clock Period jitter		-40	40	-40	40	-40	40	-30	30	ps
tJIT(HPER)	Half period jitter		-50	50	-50	50	-50	50	-40	40	ps
t _{PWH/PWL}	Yn pulse width HIG/LOW duration ²	$t_{PW} = 1/2t_{CK}$ - $It_{JIT}(hper)minI$ to $1/2t_{CK}$ - $It_{JIT}(hper)maxI$	1.200	1.300	0.888	0.988	0.700	0.800	0.585	0.665	ns
tQSK1 ²	Qn Output to Yn clock tolerance (Standard 1/2-Clock Pre-Launch)	Output Inversion enabled	-100	200	-100	200	-100	200	-100	100	- ps
		Output Inversion disabled	-100	300	-100	300	-100	300	-100	200	рз
tSTAOFF	Average delay through the register beween the input clock and output clock. ⁵ . (1.25V operation)	Standard 1/2-Clock Pre-Launch tSTAOFF = tPDM + 1/2 tCK	1.9	2.60	1.59	1.29	1.40	2.10	1.28	1.98	ns
tDYNOFF ⁶	Maximum variation in delay between the input & output clock		-	160	-	130	-	110	-	90	ps
	SSC modulation frequency		30	33	30	33	30	333	30	33	kHz
	SSC clock input frequency deviation		0.00	-0.5	0.00	-0.5	0.00	-0.5	0.00	-0.5	%
tBAND	PLL Loop bandwidth (-3 dB from unity gain)		25 ⁷		30 ⁷		35 ⁷		40 ⁷	-	MHz

^{1.} This skew represents the absolute output clock skew and contains the pad skew and package skew (See "Clock Output (Yn) Skew"). This parameter is specified for the clock pairs on each side of the register independently. The skew is applicable to left side clock pairs between $Y0/\overline{Y0}$ and $Y2/\overline{Y2}$, as well as right side of the clock pairs between $Y1/\overline{Y1}$ and $Y3/\overline{Y3}$. This is not a tested parameter and has to be considered as a design goal only.


3. The parameter is a measure of the output clock pulse width HIGH/LOW. The output clock duty cycle can be calculated based on t_{PW} .

SSTE32882KB1


^{2.} This skew represents the absolute Qn skew compared to the output clock (Yn), and contains the register pad skew, clock skew and package routing skew (See "Qn Output Skew for Standard 1/2-Clock Pre-Launch"). The output clock jitter is not included in this skew. The Qn output can either be early or late. This parameter applies to each side of the register independently. The parameter includes the skew related to simultaneous switching noise (SSO).

- 4. This skew represents the absolute Qn skew compared to the output clock (Yn), and contains the register pad skew, clock skew and package routing skew (See "Qn Output Skew for Standard 3/4-Clock Pre-Launch"). The output clock jitter is not included in this skew. The Qn output can either be early or late. This parameter applies to each side of the register independently. The parameter includes the skew related to simultaneous switching noise (SSO).
- 5. This parameter measures the delay from the rising differential input clock which samples incoming C/A to the rising differential output clock that will be used to sample the same C/A data. t_{STAOFF} may vary by the amount of t_{DYNOFF} based on voltage and temperature drift as well as tracking error and jitter. Including this variation t_{STAOFF} may not exceed the limits set by $t_{STAOFF(MIN)}$ and $t_{STAOFF(MAX)}$.
- 6. See "Measurement Requirement for tSTAOFF and tDYNOFF".
- 7. Implies a -3 dB bandwidth and jitter peaking of 3 dB.


Clock Output (Yn) Skew



Qn Output Skew for Standard 1/2-Clock Pre-Launch



Qn Output Skew for 3/4-Clock Pre-Launch



Clock Driver Characteristics at Test Frequency (frequency band 2)

Symbol	Parameter	Conditions	Min.	Max.	Unit
tJIT(CC)	Cycle-to-cycle period jitter		0	160	ps
tstab	Stabilization time		_	15	us
tCKSK	Total Clock Output skew ¹		100		***
ICKSK	Fractional Clock Output skew ²			TBD	ps
tJIT(PER)	Yn Clock Period jitter		-160	160	ps
tJIT(HPER)	Half period jitter		-200	200	ps
tQSK1 ³	Qn Output to clock tolerance (Standard	Output Inversion Enabled	-100	TBD	
tQSK1SSO ⁴	1/2-Clock Pre-Launch)	Output Inversion Disabled	-100	TBD	ps
tQSK2 ⁵	Output alock tolorongo (2/4 Clock Pro Lourob)	Output Inversion Enabled	-100	TBD	
tQSK2SSO ⁶	Output clock tolerance (3/4 Clock Pre-Launch)	Output Inversion Disabled	-100	TBD	ps
tDYNOFF	Maximum re-driven dynamic clock offset ⁷		-500	500	ps

- This skew represents the absolute output clock skew and contains the pad skew and package skew.
- This skew represents the absolute output clock skew and contains the pad skew and package skew (see "Clock Output (Yn) Skew"). This parameter is specified for the clock pairs on each side of the register independently. The skew is applicable to the left side of the clock pair between $Y0/\overline{Y0}$ and $Y2/\overline{Y2}$, as well as the right side of the clock pair between $Y1/\overline{Y1}$ and $Y3/\overline{Y3}$.
- This skew represents the absolute Qn skew compared to the output clock Yn, and contains the register pad skew, clock skew, and package routing skew (see "Qn Output Skew for Standard 1/2 Clock Pre-Launch"). The output clock jitter is not included in this skew. This parameter applies to each side of the register independently. The Qn output can either be early or late.
- 4 This skew represents the absolute Qn skew compared to the output clock Yn, and contains the register pad skew, clock skew, and package routing skew. The output clock jitter is not included in this skew. This parameter applies to each side of the register independently. This parameter includes the skew related to Simultaneous Switching Noise (SSO). The Qn output can either be early or late.
- This skew represents the absolute Qn skew compared to the output clock Yn, and contains the register pad skew, clock skew, and package routing skew (see "Qn Output Skew for Standard 3/4 Clock Pre-Launch"). The output clock jitter is not included in this skew. This parameter applies to each side of the register independently. The Qn output can either be early or late.
- This skew represents the absolute Qn skew compared to the output clock Yn, and contains the register pad skew, clock skew, and package routing skew. The output clock jitter is not included in this skew. This parameter applies to each side of the register independently. This parameter includes the skew related to Simultaneous Switching Noise (SSO). The Qn output can either be early or late.
- 7 The re-driven clock signal is ideally centered in the address/control signal eye. This parameter describes the dynamic deviation from this ideal position including jitter and dynamic phase offset.

Initialization


The SSTE32882KB1 can be powered-on at 1.5V, 1.35V or 1.25V. After the voltage transition, stable power is provided for a minimum of 200 µs with RESET asserted.

When the reset input (\overline{RESET}) is low, all input receivers are disabled, and can be left floating. The \overline{RESET} input is referenced to VDD/2, therefore the reference voltage (VREF) is not required to be stable during reset. In addition, when \overline{RESET} is low, all control registers are restored to their default states. The QACKE0, QACKE1, QBCKE0 and QBCKE1 outputs must drive low during reset, and all other outputs must float. As long as the \overline{RESET} input is pulled low the register is in low power state and input termination is not present.

A certain period of time (tACT) before the \overline{RESET} input is pulled high the reference voltage needs to be stable within specification, the clock input signal must be stable, the register inputs $\overline{DCS[n:0]}$ must be pulled high to prevent any accidental access to the control registers. Also, DCKE0 and DCKE1 inputs must be pulled low for the complete stabilization time (tSTAB). After reset and after the stabilization time (tSTAB), the register must meet the input setup and hold specification before accepting and transfering data from the register inputs to the register outputs. The \overline{RESET} input must always be held at a valid logic level once the input clock is present.

To ensure defined outputs from the register before a stable clock has been supplied, the register must enter the reset state during power-up. It may leave this state only after a low to high transition on \overline{RESET} while a stable clock signal is present on CK and \overline{CK} .

In the DDR3 RDIMM application, RESET is specified to be completely asynchronous with respect to CK and $\overline{\text{CK}}$. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the data outputs will float quickly (except for QACKE0, QACKE1, QBCKE0 and QBCKE1, which are driven low), relative to the time to disable the differential input receivers. The figure below shows the system timing of clock and data during the initialization sequence.



Timing of clock and data during initialization sequence

- 1 CK is left out for better visibility.
- 2 DCKE0, DCKE1, DODT0, DODT1, $\overline{DCS0}$ and $\overline{DCS1}$ are not included in this range.
- 3 n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.
- 4 QxCKEn, QxODTn, QxCSn are not included in this range.

From a device perspective, the initialization sequence must be as shown in the following Device Initialization table.


SSTE32882KB1 Device Initialization Sequence¹.

Step	Power		Inpu	ts: Sign	als provi	ded by tl	ne contr	oller		Outputs: Signals provided by the device						
	VDD, AVDD, PVDD	RESET	Vref	DCS [n:0] ²	DODT [0:1]	DCKE [0:1]	DA/C	PAR_IN	CK,CK	QCS [n:0] ²	QODT [0:1]	QCKE [0:1]	QxA/C	ERROUT	<u>Y</u> [0:3] <u>Y</u> [0:3]	FB OUT ³
0	0V	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	Z	Z	Z	Z	Z	Z	Z
1	0>V _{DD}	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	L	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z
2 ⁴	V _{DD} 1.5V>1.35V 1.35V>1.5V	L	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	L	Z	Z	L ⁵	Z	H ⁵	Z	Z
3	V_{DD}	L	X or Z	X or Z	X or Z	X or Z	X or Z	X or Z	running	Z	Z	L	Z	Н	Z	Z
4	V_{DD}	L	X or Z	Н	X or Z	L	X or Z	X or Z	running	Z	Z	L	Z	Н	Z	Z
5	V _{DD}	L	stable voltage	Н	Х	L	Х	Х	running	Z	Z	L	Z	Н	Z	Z
6	V_{DD}	Н	stable voltage	Н	Х	L	Х	Х	running	Н	L ⁶	L	Х	Н	running	running
7 ⁷	V_{DD}	Н	stable voltage	Н	Х	Х	Х	Х	running	After Step 6 (Step 7 and beyond), the device outputs are as defined in the device Function Tables.			defined in			

- 1. x=Logic low or lolgic high. Z=floating.
- 2. n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.
- 3. The feedback clock (FBOUT and FBOUT) pins may or may not be actively driven by the device.
- 4. The system may power up using either 1.5V, 1.35V or 1.25V. The BIOS reads the SPD and adjusts the voltage if needed. After the voltage transition, stable power is provided for a minimum of 200 uS with RESET asserted.
- 5. QxCKEn and ERROUT will be driven to these logic states by the register after RESET is driven low and VDD is 1.5V, 1.35V or 1.25V (nominal).
- 6. This indicates the state of QxODTx after RESET switches from low-to-high and before the rising CK edge (falling CK edge). After the first rising CK edge, within (t_{STAB} t_{ACT}) us, the state of QxODTx is a function of DODTx (high or low).
- 7. Step 7 is a typical usage example and is not a register requirement.

Reset Initialization with Stable Power

The timing diagram in the following diagram depicts the initialization sequence with stable power and clock. This will apply to the situation when we have a soft reset in the system. RESET will be asserted for minimum 100ns. This RESET timing is based on DDR3 DRAM Reset Initialization with Stable Power requirement, and is a minimum requirement. Actual RESET timing can vary base on specific system requirement, but it cannot be less than 100ns as required by JESD79-3 Specification.



(Register proper function and timing starting from here

Timing of clock and data during initialization sequence with stable power

- $1 \overline{CK}$ is left out for better visibility.
- 2 DCKE0, DCKE1, DODT0, DODT1, $\overline{DCS0}$ and $\overline{DCS1}$ are not included in this range.
- 3 QxCKEn, QxODTn, QxCSn are not included in this range.

(Register drives CKE low until ready to transfer input signals)

4 n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.

SSTE32882KB1 Device Initialization Sequence¹ when Power and Clock are Stable

Step	Power		Inp	uts: Sigr	nals prov	ided by	the cont	roller			Outp	uts: Signa	als provid	led by the o	device	
	VDD, AVDD, PVDD	RESET	Vref	DCS [n:1] ²	DODT [0:1]	DCKE [0:1]	DA/C	PAR_IN	CK, CK	QCS [0:1]	QODT [0:1]	QCKE [0:1]	QxA/C	ERROUT	<u>Y</u> [0:3] Y[0:3]	FB OUT ³
0	V_{DD}	Н	stable voltage	Х	Х	Х	Х	Х	running	Х	Х	Х	Х	Х	running	running
1	V_{DD}	Н	stable voltage	Х	Х	Х	Х	Х	running	Х	Х	Х	Х	Х	running	running
2	V_{DD}	L	stable voltage	Х	Х	Х	Х	Х	running	Z	Z	L ⁴	Z	H ⁴	Z	Z
3	V_{DD}	L	stable voltage	Х	Х	Х	Х	Х	running	Z	Z	L	Z	Н	Z	Z
4	V_{DD}	L	stable voltage	Н	Х	L	Х	Х	running	Z	Z	L	Z	Н	Z	Z
5	V_{DD}	L	stable voltage	Н	Х	L	Х	Х	running	Z	Z	L	Z	Н	Z	Z
6	V_{DD}	Н	stable voltage	Н	Х	L	Х	Х	running	Н	L ⁵	L	Х	Н	running	running
7	V _{DD}	Н	stable voltage	Н	Х	Х	Х	Х	running		ep 6 (Step evice Fund		, , ,	device outp	outs are as	defined

^{1.} x=Logic low or lolgic high. Z=floating.

Parity

The SSTE32882KB1 includes a parity checking function. The SSTE32882KB1 accepts a parity bit from the memory controller at its input pin PAR_IN one cycle after the corresponding data input, compares it with the data received on the D-inputs and indicates on its open-drain $\overline{\text{ERROUT}}$ pin (active low) whether a parity error has occurred. The computation only takes place for data which is qualified by at least one of the $\overline{\text{DCS}[n:0]}$ signals being LOW.

If an error occurs, and \overline{ERROUT} is driven low with the third input clock edge after the corresponding data on the D-inputs. It becomes high impedance with the 5th input clock cycle after the data corresponding with a parity error. In case of consecutive errors \overline{ERROUT} becomes high impedance with the 5th input clock cycle after the last data corresponding with a parity error. The DIMM-dependent signals (DCKE0, DCKE1, $\overline{DCS0}$, $\overline{DCS1}$, DODT0 and DODT1) are not included in the parity check computations.

Parity Timing Scheme Waveforms

The PAR_IN signal arrives one input clock cycle after the corresponding data input signals. <u>ERROUT</u> is generated three input clock cycles after the corresponding data is registered. If <u>ERROUT</u> goes low, it stays low for a minimum of two input clock cycles or until <u>RESET</u> is driven low. The following figure shows the parity diagram with single parity-error occurrence and assumes the occurrence of only one parity error when data is clocked in at the n input clock cycle (PAR_IN clocked in on the n+1 input clock cycle).


SSTE32882KB1

^{2.} n = 1 for QuadCS disabled mode, n = 3 for QuadCS enabled mode.

^{3.} The feedback clock (FBOUT and FBOUT) pins may or may not be actively driven by the device.


^{4.} QxCKEn and ERROUT will be driven to these logic states by the register after RESET is driven low and VDD is nominal.

^{5.} This indicates the state of QxODTx after RESET switches from low-to-high and before the rising CK edge (falling CK edge). After the first rising CK edge, within (t_{STAB} - t_{ACT}) us, the state of QxODTx is a function of DODTx (high or low)




1 CK left out for better visibility.

The next figure shows the parity diagram with two consecutive parity-error occurrences and assumes the occurrence of both parity errors when data is clocked in at the n and n+1 input clock cycles (PAR_IN clocked in on the n+1 and n+2 input clock cycles).




1 CK left out for better visibility.

The next figure shows the parity diagram with two parity-error occurrences separated by a clock cycle with no error occurrence. The diagram assumes the occurrence of two parity errors when data is clocked in at the n and n+2 input clock cycles (PAR IN clocked in on the n+1 and n+3 input clock cycles).



1 CK left out for better visibility.


The next figure shows the parity diagram with two parity-error occurrences separated by two input clock cycles with no error occurrence. The diagram assumes the occurrence of two parity errors when data is clocked in at the n and n+3 input clock cycles (PAR_IN clocked in on the n+1 and n+4 input clock cycles).



1 CK left out for better visibility.


The next figure shows the parity diagram with two parity-error occurrences; during chip-select and chip-deselect modes. The diagram assumes the occurrence of both parity errors when data is clocked in at the n and n+1 input clock cycles (PAR_IN clocked in on the n+1 and n+2 input clock cycles). Parity error in the chip-select mod is detected, but parity error in the chip-deselect mode is ignored.

ERROUT resulting from CA0 - P0, followed by 2nd error in CA3 - P3



1 CK left out for better visibility.

The next figure shows the parity diagram with two parity-error occurrences; during normal operation and during control register programming. The diagram assumes the occurrence of both parity errors when data is clocked in at the n and n+3 input clock cycles (PAR_IN clocked in on the n+1 and n+4 input clock cycles). The data on the n+3 input clock pulse is intended for the control mode register. Parity error during control mode register programming is detected and the parity functionality is the same as during normal operation. If a parity error occurs, the command is ignored.



1 CK left out for better visibility.

POWER SAVING MODES

The device supports different power saving mechanisms.

When both inputs CK and \overline{CK} are being held low the device stops operation and enters low-power static and standby operation. It stops its PLL and floats all outputs except QACKE0, QACKE1, QBCKE0 and QBCKE1 which are kept driven low. Before the device is taken out of standby operation by applying a stable input clock signal, the register inputs $\overline{DCS[n:0]}$ must be pulled high to prevent accidential access to the control registers and DCKE0 as well as DCKE1 must be pulled low for a certain period of time (tACT). The input clock must be stable for a time (tSTAB) before any access to the device takes place. Stopping the clocks (CK = \overline{CK} = low) will only put the SSTE32882KB1 in low-power mode and will not clear the content of the control words. The control words will reset only when \overline{RESET} is diven low.

A float feature can be enabled by setting the corresponding bit in the control register. This causes the device to monitor all the $\overline{DCS[n:0]}$ inputs and to float all outputs corresponding with the chip select gated inputs when all the $\overline{DCS[n:0]}$ inputs are high. If any one of the $\overline{DCS[n:0]}$ inputs are low, the Qn outputs will function normally.

Once all the $\overline{DCS[n;0]}$ inputs are high, the gated address command inputs to the register can float to conserve input termination power. DCKE0, DCKE1, DODT0 and DODT1 need to be driven by the system all the time.

The RESET input has priority over all other power saving mechanisms. When RESET is driven low, it will force the Qn outputs to float, the ERROUT output high, the QACKE1, QBCKE0 and QBCKE1 outputs low, and disables Input Bus Termination (IBT).


REGISTER CKE POWER DOWN

If RC9[DBA1] is set to "1", the SSTE32882KB1 monitors both DCKEn input signals and enters into power saving state when it latches Low on both DCKEn inputs and at least one of the DCKEn input has transitioned from High to Low. If any input Chip Select signal $(\overline{DCS[n:0]})$ is asserted together with DCKEn, the SSTE32882KB1 transfers the corresponding command to its outputs together with QxCKEn Low.

There are two modes of CKE Power Down selected by RC9. Bit DBA0 in RC9 indicates whether the register turns off IBT or keeps IBT on.

REGISTER CKE POWER DOWN WITH IBT OFF

Upon entry into CKE Power Down mode with IBT off, all register input buffers including IBT are disabled except for CK/\overline{CK} , DCKEn, FBIN/FBIN, and RESET. The SSTE32882KB1 disables input buffers within tInDIS clocks after latching both DCKEn Low. In order to eliminate and false parity check error, the PAR_IN input buffer has to be kept active for 1 tCK after Address and Command input buffers disabled. After tInDIS, the register can tolerate floating input except for CK/\overline{CK} , DCKEn and \overline{RESET} . The SSTE32882KB1 also disables all its output buffers except for Yn/\overline{Yn} , QxODTn, QxCKEn and FBOUT/FBOUT outputs continue to drive a valid phase accurate clock signal. The QxODTn and QxCKEn outputs are driven Low. The register output buffers are Hi-Z tQDIS clock after QxCKEn is driven Low. This is shown in the next figure.




- (1) i, j only apply for QuadCS capable register. When QuadCS is enabled, i = 2, j = 3.
- (2) QuadCS disabled: During CKE Power Down Entry/Exit, driving $\overline{DCS[1,0]}$ LOW is illegal as it will force SSTE32882KB1 into Register Control Word access mode.
- (3)Upon CKE Power Down exit, \overline{QxCSn} will be held HIGH for maximum of 1 tCK regardless of what \overline{DCSn} input level is. For all other operation \overline{QxCSn} outputs will follow \overline{DCSn} inputs.

SSTE32882KB1

To re-enable the register from this power saving state, valid logic levels are required at all register inputs when either or both DCKEn inputs are driven high. Upon either DCKE0 or DCKE1 input going High, the register immediately starts driving High on the appropriate QxCKEn signal. The \overline{QxCSn} signals are driven High and QxODTn signals are driven Low. Other output signals \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE} , and QxAddr are driven either high or low to ensure stable valid logic an all register outputs when QxCKEn goes High. The register drives output signals to these levels for tFIXEDOUTPUT to allow input receivers to be stabilized. After the input receivers are stabilized, the register output follow their corresponding input levels. When exiting CKE power down mode, either one of the Chip Select register inputs \overline{DCSn} can be asserted for 1 tCK. For QuadCS capable register, when working in quad rank mode, either two of the Chip Select register inputs \overline{DCSn} can be asserted for 1 tCK. The register guarantees that input receivers are stabilized within tFIXEDOUTPUT clocks after DCKEn input is driven High. This is shown in the previous diagram.

REGISTER CKE POWER DOWN WITH IBT ON

Upon entry into CKE Power Down Mode with IBT on, all register input buffers excluding IBT are disabled except for CK/CK, DCKEn, DODTn, FBIN/FBIN, and RESET. The SSTE32882KB1 disables input buffers within tInDIS clocks after latching both DCKEn Low. In order to eliminate any false parity check error, the PAR_IN input buffer has to be kept active for 1 tCK after the Address and Command input buffers are disabled. After tInDIS, the register can tolerate floating input except for CK/CK, DCKEn, DODTn and RESET. The SSTE32882KB1 also disables all its output buffers except for Yn/Yn, QxODTn, QxCKEn and FBOUT/FBOUT. The Yn/Yn and FBOUT/FBOUT outputs continue to drive a valid phase accurate clock signal. The QxCKEn outputs are driven Low. The register output buffers are Hi-Z tQDIS clock after QxCKEn is driven Low. This is shown below.



- (1) i, j only apply for QuadCS capable register. When QuadCS is enabled, i = 2, j = 3.
- (2) QuadCS disabled: During CKE Power Down Entry/Exit, driving $\overline{DCS[1,0]}$ LOW is illegal as it will force SSTE32882KB1 into Register Control Word access mode.
- (3) UPon CKE Power Down exit, \overline{QxCSn} will be held HIGH for a maximum of 1 tCK regardless of what \overline{DCSn} input level is. For all other operation, \overline{QxCSn} outputs will follow \overline{DCSn} inputs.

To re-enable the SSTE32882KB1 from this Power Down Mode with IBT on, valid logic levels are required at all device inputs when either or both DCKEn inputs are driven High. Upon either DCKE0 or DCKE1 input going High, the SSTE32882KB1 immediately starts driving High on the appropriate QxCKEn signals. The QxCSn signals are driven high and the QxODTn signals follow the inputs. Other output signals QxRAS, QxCAS, QxWE and QxAddr are driven either high or low to ensure stable valid logic on all device outputs when QxCKEn goes High. The device drives output signals to these levels for tfixedoutput to allow input receivers to be stablized. After the input receivers are stablized, the register output follow their corresponding input levels. When exiting CKE power down mode, either one of the Chip Select register inputs DCSn can be asserted for 1 tCK. For QuadCS capable register, when working in quad rank mode, either two of the Chip Select register inputs DCSn can be asserted for 1 tCK. The device guarantees that input receivers are stablized within tfixedoutput clocks after DCKEn input is driven High. This is shown in the previous diagram.

SSTE32882KB1

CLOCK STOPPED POWER DOWN MODE

To support S3 Power Management mode or any other operation that allows Yn clocks to float, the SSTE32882KB1 supports a Clock Stopped power down mode. When both inputs CK and \overline{CK} are being held LOW, $(V_{IL(static)})$ or float (will eventually settle at LOW because of the (10K-100K Ohm) pulldown resistor in the $\overline{CK/CK}$ input buffer, the device stops operation and enters low-power static and standby operation. The corresponding timing are shown in "Clock Stopped Power Down Entry and Exit with IBT On" and "Clock Stopped Power Down Entry and Exit with IBT Off". The register device will stop its PLL and floats all outputs except QACKE0, QACKE1, QBCKE0 and QBCKE1, which must be kept driven LOW.

The Clock Stopped power down mode can only be utilized once the DRAM received a self refresh command. In this state, the DRAM ignores all inputs except CKE. Hence, all register outputs besides QxCKE0 and QxCKE1 can be disabled.

Clock Stopped Power Down Mode Entry


To enter Clock Stopped Power Down mode, the register will first enter CKE power down mode. Once in CKE power down mode, the host will deasserts DCKEn for a minimum of one tCKoff before pulling CK and \overline{CK} LOW. After holding CK and \overline{CK} LOW ($V_{IL(static)}$) for at least one tCKEV, both CK and \overline{CK} can be floated (because of the (10K-100K Ohm) pulldown resistor in the CK/ \overline{CK} input buffer, CK/ \overline{CK} will stay at LOW even though they are not being driven). The register is now in Clock Stopped Power Down mode.


After CK and $\overline{\text{CK}}$ are pulled LOW, the host has to keep DCKEn stable for at least one tCKEV before it can float DCKEn. At this point, all input receivers and input termination of the SSTE32882KB1 are disabled. The only active input circuits are CK and $\overline{\text{CK}}$, which are required to detect the wake up request from the host.

Clock Stopped Power Down Mode Exit


To wake up the register after Clock Stopped power down, the host must drive the register inputs $\overline{DCS[n:0]}$ must be driven to HIGH (to prevent accidental access to the control registers), and \overline{DCKEn} to LOW. After that, the host can apply a frequency and phase accurate input clock signal. Within tACT after CK and \overline{CK} resumed normal operation, the SSTE32882KB1 outputs start becoming a function of their corresponding inputs. The state of the $\overline{DCS[n:0]}$ inputs must not be changed before the end of tSTAB. The input clock CK and \overline{CK} must be stable for a time equal or greater than tSTAB before any access to the SSTE32882KB1 can takes place.

Clock Stopped Power Down Entry and Exit with IBT On





- (1) i, j only apply for QuadCS capable register. When QuadCS is enabled, i = 2, j = 3.
- (2) With RC9 DBA0='0'.
- (3) When CK/\overline{CK} inputs are floated, CK/\overline{CK} inputs are pulled LOW by the (10K-100K Ohm) pulldown resistor in the CK/\overline{CK} input buffer.
- (4) Upon CKE Power Down exit, \overline{QxCSn} will be held HIGH for maximum of 1 tCK regardless of what \overline{DCSn} input level is. For all other operation \overline{QxCSn} outputs will follow \overline{DCSn} inputs.



- (1) i, j only apply for QuadCS capable register. When QuadCS is enabled, i = 2, j = 3.
- (2) With RC9 DBA0='1'.
- (3) When CK/\overline{CK} inputs are floated, CK/\overline{CK} inputs are pulled LOW by the (10K-100K Ohm) pulldown resistor in the CK/\overline{CK} input buffer.
- (4) Upon CKE Power Down exit, \overline{QxCSn} will be held HIGH for maximum of 1 tCK regardless of what \overline{DCSn} input level is. For all other operation \overline{QxCSn} outputs will follow \overline{DCSn} inputs.

DYNAMIC 1T/3T TIMING TRANSACTION AND OUTPUT INVERSION ENABLING/DISABLING

Output Inversion is always enabled by default, after RESET is de-asserted, to conserve power and reduce simultaneous output switching current. All A-outputs will follow the equivalent inputs, however the following B-outputs will be driven to the complement of the matching A-outputs: QBA3 - QBA9, QBA11, QBA13 - QBA15, QBBA0 - QBBA2.

Dxxx input QAxxx output QBxxx output QBxxx output

Output Inversion Functional Diagram


The Output Inversion feature is not used during DRAM MRS command access. When Output Inversion is disabled, all corresponding A and B output drivers of the SSTE32882KB1 are driven to the same logic levels. Output Inversion must be disabled when the MRS and EMRS commands must be issued to the DRAMs, for example, to assure that the same programming is issued to all DRAMs in a rank.

With Output Inversion disabled during MRS access, in order to allow correct DRAM accesses with the consequently increased simultaneous switching propagation delay the devices supports 3T timing. If this feature is invoked the device drives the received data on its outputs for thee cycles instead of one. The only exceptions are the $\overline{QxCS[n:0]}$ outputs, which are the $\overline{QACS0}$, $\overline{QACS1}$, $\overline{QBCS0}$, and $\overline{QBCS1}$ outputs in the QuadCS disabled mode and are $\overline{QCS[3:0]}$ in the QuadCS enabled mode.

When the device decodes the MRS command (\overline{DRAS} =0, \overline{DCAS} =0, \overline{DWE} =0 and only one \overline{DCSn} =0), it will disable the Output Inversion function and pass the DRAM MRS command with an additional (one) clock delay on the appropriate \overline{QnCSx} signal to the DRAM. Back-to-back MRS command via the SSTE32882KB1 must have a minimum of three clock delays. The SSTE32882KB1 will automatically enable Output Inversion if there is no DRAM MRS command three clocks after the previous MRS command.

The inputs and outputs relationships for 1T timing and 3T timing are shown in the following three diagrams.


1T Timing During Normal Operation



 $1 \overline{\text{CK}}$ and $\overline{\text{Yn}}$ left out for better visibility.

2 n = 1 for QuadCS disabled, n = 3 for QuadCS enabled.


3T Timing During DRAM MRS Command n+3 n+4 n+6 n+7 n+8 n+9 n+10 n+<u>5</u>



 $1 \overline{\text{CK}}$ and $\overline{\text{Yn}}$ left out for better visibility.

2 n = 1 for QuadCS disabled, n = 3 for QuadCS enabled.

3T Timing During Multiple DRAM MRS Commands



 $1 \overline{\text{CK}}$ and $\overline{\text{Yn}}$ left out for better visibility.

2 n = 1 for QuadCS disabled, n = 3 for QuadCS enabled.

CONTROL WORDS

The SSTE32882KB1 registers have internal control bits for adapting the configuration of certain device features. The control bits are accessed by the simultaneous assertion of both $\overline{DCS0}$ and $\overline{DCS1}$ in the QuadCS disabled mode. In the QuadCS enabled mode, the simultaneous assertion of both $\overline{DCS2}$ and $\overline{DCS3}$ during normal operation, and the assertion of all four $\overline{DCS[3:0]}$ inputs also results in control word access. However, assertion of any three $\overline{DCS[3:0]}$ inputs is not legal. Register Qn outputs including QxCKE0, QxCKE1, QxODT0 and QxODT1 remain in their previous state. Select signals $\overline{QxCS[n:0]}$ are set to high during control word access.

The SSTE32882KB1 allocates decoding for up to 16 words of control bits, RC0 through RC15. Selection of each word of control bits is presented on inputs DA0 through DA2 and DBA2. Data to be written into the configuration registers need to be presented on DA3, DA4, DBA0 and DBA1. Bits DA[15:5] need to be low, and at least one DCKEn input must be high, for valid data access. If Power Down mode is enabled in RC9[DBA1], at least one DCKE must be high for valid control word access. The inputs on DRAS, DCAS, DWE, and DODT[1:0] can be either high or low, and are ignored by the SSTE32882KB1 during control word access. In all cases Address and command parity is checked during control word write operations. ERROUT is asserted and the command is ignored if a parity error is detected. Using this mechanism, controllers may use the SSTE32882KB1 to validate the address and command bus signal integrity to the module as long as one or more of the parity checked input signals DA3-DA15, DBA0, DBA1, DRAS, DCAS, DWE are kept high.

Control word access must be possible at any defined frequency independent of the current setting of RC2[DBA1] control registers.

Control Words

The device features a set of control words, which allow the optimization of the device properties for different raw card designs. The different control words and settings are described below. Any change to these control words requires some time for the device to settle. For changes to the control word setting, except for RC2 (bits DBA1 and DA3) and RC10, the controller needs to wait tMRD after the last control word access, before further access to the DRAM can take place. For any changes to the clock timing (RC2: bits DBA1 and DA3) and RC10, this settling may take up to tSTAB time. All chip select inputs ($\overline{DCS[n:0]}$) must be kept high during that time. The Control Words can be accessed and written to when running within any one defined frequency band.

CONTROL WORD DECODING

The values to be programmed into each control word are presented on signals DA3, DA4, DBA0 and DBA1 simultaneously with the assertion of the control word access through $\overline{DCS0}$ and $\overline{DCS1}$, or $\overline{DCS2}$ and $\overline{DCS3}$ in the QuadCS enabled mode, and the address of the control word on DA0, DA1, DA2 and DBA2.

The reset default state of Control Words 0 .. 5 and Control Words 8 .. 15 is "0". The reset default state for Control Words 6 and 7 is vendor specific. Every time the device is reset, its default state is restored. Stopping the clocks ($CK = \overline{CK} = low$) to put the device in low-power mode will not alter the control word settings.

Control Word Decoding with QuadCS Mode Disabled

				Sign	al			
Control Word	Symbol	DCS0	DCS1	DBA2	DA2	DA1	DA0	Meaning
None	n/a	Н	X	X	X	X	X	No control word access
None	n/a	X	Н	X	X	X	X	No control word access
Control word 0	RC0	L	L	L	L	L	L	Global Features Control word
Control word 1	RC1	L	L	L	L	L	Н	Clock Driver Enable Control word
Control word 2	RC2	L	L	L	L	Н	L	Timing Control word
Control word 3	RC3	L	L	L	L	Н	Н	CA Signals Driver Characteristics Control word
Control word 4	RC4	L	L	L	Н	L	L	Control Signals Driver Characteristics Control word
Control word 5	RC5	L	L	L	Н	L	Н	CK Driver Characteristics Control word
Control word 6	RC6	L	L	L	Н	Н	L	Reserved, free to use by vendor
Control word 7	RC7	L	L	L	Н	Н	Н	Reserved, free to use by vendor
Control word 8	RC8	L	L	Н	L	L	L	Additional IBT Setting Control Word
Control word 9	RC9	L	L	Н	L	L	Н	Power Saving Settings Control word
Control word 10	RC10	L	L	Н	L	Н	L	Encoding for RDIMM Operating Speed
Control word 11	RC11	L	L	Н	L	Н	Н	Encoding for RDIMM Operating V _{DD}
Control word 12	RC12	L	L	Н	Н	L	L	Reserved for future use
Control word 13	RC13	L	L	Н	Н	L	Н	Reserved for future use
Control word 14	RC14	L	L	Н	Н	Н	L	Reserved for future use
Control word 15	RC15	L	L	Н	Н	Н	Н	Reserved for future use

Control Word Decoding with QuadCS Mode Enabled

			Sig	gnal			
Control Word	Symbol	DCS[3:0]	DBA2	DA2	DA1	DA0	Meaning
None	n/a	HXHX	X	X	X	X	No control word access
None	n/a	HXXH	X	X	X	X	1
None	n/a	XHHX	X	X	X	X	1
None	n/a	XHXH	X	X	X	X	7
None	n/a	HLLL	X	X	X	X	Ilegal Input States
None	n/a	LHLL	X	X	X	X	7
None	n/a	LLHL	X	X	X	X	7
None	n/a	LLLH	X	X	X	X	7
Control word 0	RC0		L	L	L	L	Global Features Control word
Control word 1	RC1		L	L	L	Н	Clock Driver Enable Control word
Control word 2	RC2		L	L	Н	L	Timing Control word
Control word 3	RC3		L	L	Н	Н	CA Signals Driver Characteristics Control word
Control word 4	RC4		L	Н	L	L	Control Signals Driver Characteristics Control word
Control word 5	RC5	LLHH	L	Н	L	Н	CK Driver Characteristics Control word
Control word 6	RC6	or	L	Н	Н	L	Reserved, free to use by vendor
Control word 7	RC7	HHLL	L	Н	Н	Н	Reserved, free to use by vendor
Control word 8	RC8	or	Н	L	L	L	Additional IBT Setting Control Word
Control word 9	RC9	LLLL	Н	L	L	Н	Power Saving Settings Control word
Control word 10	RC10		Н	L	Н	L	Encoding for RDIMM Operating Speed
Control word 11	RC11		Н	L	Н	Н	Encoding for RDIMM Operating V _{DD}
Control word 12	RC12		Н	Н	L	L	Reserved for future use
Control word 13	RC13		Н	Н	L	Н	Reserved for future use
Control word 14	RC14		Н	Н	Н	L	Reserved for future use
Control word 15	RC15		Н	Н	Н	Н	Reserved for future use

CONTROL WORD FUNCTIONS

The following sections describe the contents of each control word.


RC0: Global Features Control Word

	Inpu	ıt		Definition	Encoding		
DBA1	DBA0	DA4	DA3	Definition	Encouning		
Х	X	X	0	Output Inversion	Output Inversion enabled		
X	X	Х	1		Output Inversion disabled		
X	X	0	X	Float outputs	Float disabled		
Х	X	1	X		Float enabled		
Х	0	X	X	A outputs disabled	A outputs enabled		
Х	1	X	X		A outputs disabled		
0	X	X	X	B outputs disabled	B outputs enabled		
1	X	X	X		B outputs disabled		

Output Inversion: When Output Inversion is disabled, all A and B output drivers of the SSTE32882KB1 are driven to the same levels.

Output Inversion may be enabled to conserve power, reducing simultaneous switching output currents in the SSTE32882KB1. When Output Inversion is enabled, all A outputs will follow the equivalent inputs, however the following B outputs will be driven to the complement of the matching A output: QBA03-QBA9, QBA11, QBA13 - QBA15, QBBA0 - QBBA2. Output Inversion does not affect SSTE32882KB1 control word programming.

Output Inversion Functional Diagram



Output floating refers to allowing many A/B outputs to enter a hi-Z state when they are not being used. This is to conserve power when the outputs are resistively terminated to a voltage (e.g., VDD, VTT, or VSS). When output floating is enabled, the following outputs (on both matching A and B outputs) are hi-Z when not actively driven: QxAn, QxBAn, \overline{QxRAS} , \overline{QxCAS} , and \overline{QxWE} . Output floating is independent of Output Inversion and does not affect SSTE32882KB1 control word programming.

A or B output disable allows the use of the SSTE32882KB1 in reduced parts count applications such as DDR3 Mini-RDIMMs. When output disable is asserted, all outputs on the corresponding side of the register, including the clock drivers, remain in Hi-Z at all times. When RC0[DBA0] = 1, all A-side Q-outputs and Y1 and Y3 outputs will be disabled. When RC0[DBA1] = 1, all B-side Q-outputs and Y0 and Y2 outputs will be disabled. When RC0[DBA0] = 1 and RC0[DBA1] = 1, all A-side and B-side Q-outputs and Yn outputs will be disabled.

RC1: Clock Driver Enable Control Word

	Inpu	t		Definition	Encoding		
DBA1	DBA0	DA4	DA3	Definition	Encouning		
X	X	X	0	Disable Y0/Y0 clock	Y0/Y0 clock enabled		
X	X	X	1		$Y0/\overline{Y0}$ clock disabled		
X	X	0	X	Disable Y1/Y1 clock	Y1/Y1 clock enabled		
Х	X	1	X		Y1/Y1 clock disabled		
Х	0	X	X	Disable Y2/Y2 clock	Y2/Y2 clock enabled		
X	1	X	X		$Y2/\overline{Y2}$ clock disabled		
0	X	X	X	Disable Y3/ Y3 clock	Y3/ Y3 clock enabled		
1	X	X	X		Y3/ Y3 clock disabled		

Output clocks may be individually turned on or off to conserve power. The system must read the module SPD to determine which clock outputs are used by the module. The PLL remains locked on CK/\overline{CK} unless the system stops the clock inputs to the SSTE32882KB1 to enter the lowest power mode.

RC2: Timing Control Word

	Inpu	ıt		Definition	Encoding		
DBA1	DBA0	DA4	DA3	Definition	Encoding		
X	X	X	0	Address- and command-nets pre-launch	Standard (1/2 Clock)		
X	X	х	1	(Control Signals QxCKE, QxCS, QxODT do not apply)	Address and command nets pre-launch (3/4 Clock)		
X	X	0	X	17/27 O 40 44 incine	1T timing		
X	X	1	X	1T/3T Output timing	3T timing ⁽¹⁾		
X	0	X	X	Input Bus Termination ⁽²⁾	100 Ω		
X	1	X	X	-	150 Ω		
0	X	X	X	Frequency Band Select	Operation (Frequency Band 1)		
1	X	X	X	Frequency Band Select	Test Mode (Frequency Band 2)		

- There is no floating once 3T timing is activated.
- 2 If MIRROR is 'HIGH' then Input Bus Termination (IBT) is turned off, or on all inputs except the \overline{DCSn} and DODTn inputs.

SSTE32882KB1

The IBT control is also located in this control word, with two options of 100Ω or 150Ω which can be selected to adapt to different system scenarios. At power-up, the SSTE32882KB1 IBT defaults to 100Ω The system controller can reprogram the termination resistance to 150Ω by setting this bit. Only the DAn, DBAn, \overline{DRAS} , \overline{DCAS} , \overline{DWE} , \overline{DCSn} , DODTn, DCKEn, and PAR IN inputs have the IBT. The CK, \overline{CK} , FBIN, \overline{FBIN} , RESET, and MIRROR inputs do not have IBT.

Effective IBT Tolerance Requirement

	Min	Max
Total Effective IBT Value Tolerance ¹	-10%	+10%

¹ Example: for 100 Ohm IBT, Min = 90 Ohms, Max = 110 Ohms


Mismatch Tolerance Between R-IBT-Up and R-IBT-Down

	Max
Mismatch Tolerance Between R-IBT-Up and R-IBT-Down ¹	ABS(5%)

1 (1 - R-IBT-Up/R-IBT-Down) *100% < ABS(5%)

If MIRROR is 'HIGH' then it is assumed the register is located on the back side of a module where two registers are tied together on the input side. In this case, for the register on the back side, the IBT are turned off on all inputs except the \overline{DCSn} and DODTn inputs.

The following diagram illustrates the pre-launch feature whereby double loaded nets in a 2-rank configuration can be driven with an earlier signal compared to output clock and control in order to compensate for the slower signal travel speed. This timing applies at all supported frequencies.



 $1 \overline{\text{CK}}$ and $\overline{\text{Yn}}$ left out for better visibility.

2 RCA0 is re-driven command address signal based on input CA0.

Output driver characteristics are separately controlled for outputs that are often loaded with twice as many DRAMs as the other outputs. Outputs are grouped as follows:

- CA Signals =QxA0-QxAn, QxBA0-QxBAn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE}
- Control Signals = \overline{QxCSn} , QxCKEn, QxODTn
- $CK = Yn ... \overline{Yn}$

RC3: CA Signals Driver Characteristics Control Word

	Inpu	ıt		Definition	Fuending			
DBA1	DBA0	DA4	DA3	Definition	Encoding			
Х	X	0	0		Light Drive (4 or 5 DRAM Loads)			
X	X	0	1	Command/Address	Moderate Drive (8 or 10 DRAM Loads)			
X	X	1	0	Driver-A Outputs	Strong Drive (16 or 20 DRAM Loads)			
X	X	1	1		Reserved			
0	0	X	X		Light Drive (4 or 5 DRAM Loads)			
0	1	X	X	Command/Address	Moderate Drive (8 or 10 DRAM Loads)			
1	0	X	X	Driver-B Outputs	Strong Drive (16 or 20 DRAM Loads)			
1	1	X	X		Reserved			

RC4: Control Signals Driver Characteristics Control Word

	Inpu	ıt		Definition	Encoding			
DBA1	DBA0	DA4	DA3	Definition	Encoung			
Х	X	0	0		Light Drive (4 or 5 DRAM Loads)			
Х	X	0	1	Control Driver-A	Moderate Drive (8 or 10 DRAM Loads)			
Х	X	1	0	Outputs	Reserved			
Х	X	1	1		Reserved			
0	0	X	X		Light Drive (4 or 5 DRAM Loads)			
0	1	X	X	Control Driver-B	Moderate Drive (8 or 10 DRAM Loads)			
1	0	Х	X	Outputs	Reserved			
1	1	X	Х		Reserved			

RC5: CK Driver Characteristics Control Word

	Inpu	ıt		Definition	Encoding			
DBA1	DBA0	DA4	DA3	Definition				
X	X	0	0		Light Drive (4 or 5 DRAM Loads)			
X	X	0	1	Clock Y1, $\overline{Y1}$, Y3, and $\overline{Y3}$	Moderate Drive (8 or 10 DRAM Loads)			
X	X	1	0	Output Drivers	Strong Drive (16 or 20 DRAM Loads)			
X	X	1	1		Reserved			
0	0	X	X		Light Drive (4 or 5 DRAM Loads)			
0	1	X	X	Clock Y0, $\overline{Y0}$, Y2, and $\overline{Y2}$	Moderate Drive (8 or 10 DRAM Loads)			
1	0	X	X	Output Drivers	Strong Drive (16 or 20 DRAM Loads)			
1	1	X	X		Reserved			

RC8: Additional IBT Setting Control Word

Input				Definition	Encoding		
DBA1	DBA0	DA4	DA3	Definition	Encoung		
Х	0	0	0	IBT Compatibility Settings	IBT as defined in RC2		
0	X	X	X	Mirror Mode	IBT Off when MIRROR is HIGH ¹		
1	X	X	X	Willfor Wode	IBT On when MIRROR is HIGH ²		
X	0	0	1		Reserved		
Х	0	1	0		200Ω		
Х	0	1	1	Reserved			
X	1	0	0	Input Bus Termination ¹	300Ω		
X	1	0	1		Reserved		
X	1	1	0		Reserved		
Х	1	1	1		Off ³		

¹ If MIRROR is HIGH, then Input Bus Termination (IBT) is turned off on all inputs, except \overline{DCSn} and DOD-Tn inputs.

² When DBA0 = 1, DA4 = 1, or DA3 = 1, IBT on all inputs is turned off no matter what the DBA1 setting may be.

³ With this setting, no matter what the logic level of the MIRROR input pin may be, IBT on all inputs (including \overline{DCSn} and DODTn) is turned off.

RC9: Power Saving Settings Control Word

Input				Definition	Encoding				
DBA1	DBA0	DA4	DA3	Definition	Encoding				
X	X	X	0	W 1 D ' M 1	Floating as defined in RC0 [DA4]				
х	х	X	1	Weak Drive Mode (when DCSn=high, DA3=1 and RC0[DA4=1])	Typical weak drive enabled ¹ Weak Driver Impedance: 70Ω (min), 100Ω (nom), 120Ω (min)				
X	X	0	X	Reserved	Reserved				
X	X	1	Х	Reserved	Reserved				
1	0	X	Х	CKE Power Down Mode	CKE power down with IBT ON, QxODT is a function of DxODT				
1	1	X	Х		CKE power down with IBT off, QxODT held LOW				
0	X	X	X	CKE Power Down Mode	Disabled				
1	X	X	Х	Enable	Enabled				

¹ When all \overline{DCS} pins are HIGH (i.e. SDRAM is in deselected state), there is no memory access to the DRAM, and the Register output can either be in a Normal Drive Mode, floated, or driven under Weak Drive Mode. A Weak Drive Mode is a mode in which CA signal output drivers (QxA0-QxAn, QxBA0-QxBAn, \overline{QxRAS} , \overline{QxCAS} , \overline{QxWE}) will be driven 2.5 to 3 times weaker than the Light Drive as specified in RC3, and the SDRAM VIL/VIH DC limit will be maintained. The Weak Drive Mode entry and exit timing is bounded by tDIS and tEN respectively.

The SSTE32882KB1 features a weak drive mode, which is a variant of the floating mode set in RC0. If Bit DA4 of RC0 is set to '1', then Bit DA3 of RC9 selects between floating mode and weak drive mode.

The SSTE32882KB1 register supports different power down modes. By default, the Power Down feature is disabled (RC9[DBA1]=0). The register ignores CKE Power Down mode setting when this function is disabled. If the CKE Power Down mode is enabled (RC9[DBA1]=1), then power down is invoked once both DCKE0 and DCKE1 are low. Bit DBA0 selects how IBT and ODT behaves.

RC10: Encoding for RDIMM Operating Speed

The encoding value is used to inform the register the operating speed that it is being run at in a system. It is not an indicator of how fast or slow a register can run

Input				Definition	Encoding				
DBA1	DBA0	DA4	DA3	Definition	Encoding				
X	0	0	0	f≤800 MTS	DDR3/DDR3L/DDR3U-800 (default)				
Х	0	0	1	800 MTS < f \le 1066 MTS	DDR3/DDR3L/DDR3U-1066				
X	0	1	0	1066 MTS < f ≤ 1333 MTS	DDR3/DDR3L/DDR3U-1333				
Х	0	1	1	1333 MTS $<$ f \le 1600 MTS	DDR3/DDR3L/DDR3U-1600				
X	1	0	0	1600 MTS < f ≤ 1866 MTS	DDR3-1866				
X	1	0	1	1866 MTS < f ≤ 2133 MTS	DDR3-2133				
Х	1	1	0	Reserved	Reserved				
X	1	1	1	Reserved	Reserved				

RC11: Operating Voltage V_{DD} and V_{REFCA} Control Word¹

RC11 is used to inform the SSTE32882KB1 under what operating voltage V_{DD} will be used. The register can use the information to optimize functionality and performance at DDR3L conditions.

Input				Definition	Encoding			
DBA1	DBA0	DA4	DA3	Definition	Encouning			
X	Х	0	0		DDR3 1.5V mode			
X	Х	0	1	Pagistar V. Operating Valtage	DDR3L 1.35V mode			
X	X	1	0	Register V _{DD} Operating Voltage	DDR3U 1.25V mode			
X	X	1	1		Reserved			
X	0	X	X	Register VrefCA ²	External VrefCA ²			
X	1	X	Х		Internal VrefCA ²			
0	Х	X	Х		Reserved			
1	х	X	х		Reserved			


- 1. DDR3U 1.5 V, 1.35 V or 1.25 V register is backward compatible and operable to DDR3 & DDR3L specification. To guarantee all timings and specifications for DDR3 & DDR3L, the register must be configured accordantly.
- 2. Mandatory for all register supporting 1866 and beyond.

Test Circuits and Switching Waveforms

Parameter Measurement Information


All input pulses are supplied by generators having the following characteristics: $300 \text{MHz} \le \text{PRR} \le 945 \text{ MHz}$; $Zo = 50 \Omega$; input slew rate = 1 V/ns \pm 20%, unless otherwise specified. The outputs are measured one at a time with one transition per measurement.

Qn and Yn Load circuit for propagation delay and slew measurement



1 CL is parasitic (probe and jig capacitance).

Voltage waveforms; propagation delay times




 $V_{TT} = V_{DD}/2$

VICR Cross Point Voltage

VI(P-P) = 500 mV (1.5 V operation), 450 mV (1.35 V operation) or 400 mv (1.25 V operation).


tPDM1, tPDM2 the larger number of both has to be taken when performing tPDM max measurement, the smaller number of both has to be taken when performing tPDM min measurement.

Voltage waveforms address floating




Refer to "Calculating the virtual V_{REF} crossing point".


Enabling and disabling the CA outputs must not violate DRAM setup and hold time requirements. Therefore a t_{DIS} transition may not occur earlier than the earliest (HL/LH) transition and a t_{EN} transition may not occure later than the latest (HL/LH) transition. Regular transitions are measured between CK/ \overline{CK} and CA/ V_{TT} crossings however a V_{TT} crossing is not available in the state where the outputs are Hi-Z. To allow a correct and not overly conservative measurement a virtual V_{TT} crossing point is defined below. The calculation of the virtual V_{TT} crossing point is shown in the Figure, "Calculating the virtual V_{TT} crossing point". The voltage levels for y_{xa} and y_{xb} are measured from V_{TT} ($V_{DD}/2$) and should be selected such that the region between t_1 and t_2 covers a linear range and represents a typical slope of the waveform within the transition area. They have to be used signed in the formula.



Voltage waveforms, HIGH-to-LOW slew rate measurement



Voltage waveforms, LOW-to-HIGH slew rate measurement



AC Level for Slew Rate Measurement

	DDR3/DDR3L-800/1066/1333/1600	DDR3-1866
AC Level (1.5V)	150mV	135mv
AC Level (1.35V)	135mV	


AC Level for Slew Rate Measurement (DDR3U 1.25V)

	DDR3U-800/1066/1333/1600
AC Level (1.25V)	125mV

Error Output Load Circuit and Voltage Measurement Information

All input pulses are supplied by generators having the following characteristics: $300 \text{MHz} \le \text{PRR} \le 945 \text{ MHz}$; Zo = 50 Ω ; input slew rate = 1 V/ns \pm 20%, unless otherwise specified.

Load circuit, ERROUT Outputs



1 CL includes probe and jig capacitance.

The output driver characteristics are separately controlled for outputs that are often loaded with twice as many DRAMs as the other outputs. Outputs are grouped as follows:


- CA Signals =QxA0-QxAn, QxBA0-QxBAn, QxRAS, QxCAS, QxWE
- Control Signals = \overline{QxCSn} , QxCKEn, QxODTn
- $CK = Yn ... \overline{Yn}$

Register Output Slew-Rate & R-on Targets for Each Drive Strength as shown below.


Output Slew-Rate & R-on (targets)

Delas Cattiana	0.4.45	D T		Output Slew-Rate (V/ns)					
Drive Settings	Output Driver R-on Targets (Ohms)			DDR3-800/1066/1333		DDR3-1600		DDR3L-800/1066/1333/ 1600	
	Min	Nom	Max	Min	Max	Min	Max	Min	Max
Light	22	26	30	2	7	2	5.5	1.8	5.0
Moderate	16	19	22	2	7	2	5.5	1.8	5.0
Strong	12	14	16	2	7	2	5.5	1.8	5.0


Measurement Requirement for tstaoff and tdynoff



Voltage waveforms, Reset to ERROUT tPLH Measurement




Voltage waveforms, CK to ERROUT the Measurement




 $V_{TT} = V_{DD}/2$

Voltage waveforms, CK to ERROUT tLH Measurement



Recommended Filtering for the Analog Power Supply (AVDD)




Place the 2200pF capacitor close to the PLL.

Use a wide trace for the PLL analog power and ground.

Connect PLL and caps to AGND trace and connect trace to one GND via (farthest from PLL).

Bead is 0.8Ω DC max, 600Ω at 100MHz.

Ordering Information



SSTE32882KB1

1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT COMMERCIAL TEMPERATURE

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/