SA572

Programmable Analog Compandor

The SA572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell (ΔG) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.

The SA572 is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems and video recording applications.

Features

- Independent Control of Attack and Recovery Time
- Improved Low Frequency Gain Control Ripple
- Complementary Gain Compression and Expansion with External Op Amp
- Wide Dynamic Range – Greater than 110 dB
- Temperature-Compensated Gain Control
- Low Distortion Gain Cell
- Low Noise – 6.0 μV Typical
- Wide Supply Voltage Range – 6.0 V-22 V
- System Level Adjustable with External Components
- Pb–Free Packages are Available*

Applications

- Dynamic Noise Reduction System
- Voltage Control Amplifier
- Stereo Expandor
- Automatic Level Control
- High-Level Limiter
- Low-Level Noise Gate
- State Variable Filter

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor®

http://onsemi.com

MARKING DIAGRAMS



SOIC–16 WB
D SUFFIX
CASE 751G





PDIP–16
N SUFFIX
CASE 648



TSSOP–16
DTB SUFFIX
CASE 948F



A	= Assembly Location
WL	= Wafer Lot
YY	= Year
WW	= Work Week
G or ▪	= Pb–Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS

D, N, DTB Packages*



*D package released in large SO (SOL) package only.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.



Figure 1. Block Diagram

PIN FUNCTION DESCRIPTION

Pin	Symbol	Description
1	TRACK TRIM A	Tracking Trim A
2	RECOV. CAP A	Recovery Capacitor A
3	RECT. IN A	Rectifier A Input
4	ATTACK CAP A	Attack Capacitor A
5	ΔG OUT A	Variable Gain Cell A Output
6	THD TRIM A	Total Harmonic Distortion Trim A
7	ΔG IN A	Variable Gain Cell A Input
8	GND	Ground
9	ΔG IN B	Variable Gain Cell B Input
10	THD TRIM B	Total Harmonic Distortion Trim B
11	ΔG OUT B	Variable Gain Cell B Output
12	ATTACK CAP B	Attack Capacitor B
13	RECT. IN B	Rectifier B Input
14	RECOV. CAP B	Recovery Capacitor B
15	TRACK TRIM B	Tracking Trim B
16	V_{CC}	Positive Power Supply

MAXIMUM RATINGS

Rating		Symbol	Value	Unit
Supply Voltage		V_{CC}	22	V_{DC}
Operating Temperature Range		T_A	−40 to +85	°C
Operating Junction Temperature		T_J	150	°C
Power Dissipation		P_D	500	mW
Thermal Resistance, Junction−to−Ambient	N Package D Package DTB Package	$R_{\theta JA}$	75 105 133	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

DC ELECTRICAL CHARACTERISTICS Standard test conditions, V_{CC} = 15 V, T_A = 25°C; Expandor mode (see Test Circuit). Input signals at unity gain level (0 dB) = 100 mV_{RMS} at 1.0 kHz; $V_1 = V_2$; R_2 = 3.3 kΩ; R_3 = 17.3 kΩ, unless otherwise noted.

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	−	6.0	−	22	V_{DC}
Supply Current	I_{CC}	No Signal	−	−	6.3	mA
Internal Voltage Reference	V_R	−	2.3	2.5	2.7	V_{DC}
Total Harmonic Distortion (Untrimmed) Total Harmonic Distortion (Trimmed) Total Harmonic Distortion (Trimmed)	THD THD THD	1.0 kHz, C_A = 1.0 μF 1.0 kHz, C_R = 10 μF 100 Hz	− − −	0.2 0.05 0.25	1.0 − −	% % %
No Signal Output Noise		Input to V_1 and V_2 grounded (20−20 kHz)	−	6.0	25	μV
DC Level Shift (Untrimmed)		Input change from no signal to 100 mV_{RMS}	−	±20	±50	mV
Unity Gain Level		−	−1.5	0	+1.5	dB
Large-Signal Distortion		$V_1 = V_2$ = 400 mV	−	0.7	3.0	%
Tracking Error (Measured relative to value at unity gain) = [V_O−V_O (unity gain)] dB−V_2dB		Rectifier Input V_2 = +6.0 dB, V_1 = 0 dB V_2 = −30 dB, V_1 = 0 dB	 − −	 ±0.2 ±0.5	 −2.5, +1.6	 dB dB
Channel Crosstalk		200 mV_{RMS} into channel A, measured output on channel B	60	−	−	dB
Power Supply Rejection Ratio	PSRR	120 Hz	−	70	−	dB



Figure 2. Test Circuit

Audio Signal Processing IC Combines VCA and Fast Attack/Slow Recovery Level Sensor

In high-performance audio gain control applications, it is desirable to independently control the attack and recovery time of the gain control signal. This is true, for example, in compandor applications for noise reduction. In high end systems the input signal is usually split into two or more frequency bands to optimize the dynamic behavior for each band. This reduces low frequency distortion due to control signal ripple, phase distortion, high frequency channel overload and noise modulation. Because of the expense in hardware, multiple band signal processing up to now was limited to professional audio applications.

With the introduction of the SA572 this high-performance noise reduction concept becomes feasible for consumer hi fi applications. The SA572 is a dual channel gain control IC. Each channel has a linearized, temperature-compensated gain cell and an improved level sensor. In conjunction with an external low noise op amp for current-to-voltage conversion, the VCA features low distortion, low noise and wide dynamic range.

The novel level sensor which provides gain control current for the VCA gives lower gain control ripple and independent control of fast attack, slow recovery dynamic response. An attack capacitor C_A with an internal 10 kΩ resistor R_A defines the attack time τ_A. The recovery time τ_R of a tone burst is defined by a recovery capacitor C_R and an internal 10 kΩ resistor R_R. Typical attack time of 4.0 ms for the high-frequency spectrum and 40 ms for the low frequency band can be obtained with 0.1 μF and 1.0 μF attack capacitors, respectively. Recovery time of 200 ms can be obtained with a 4.7 μF recovery capacitor for a 100 Hz signal, the third harmonic distortion is improved by more than 10 dB over the simple RC ripple filter with a single 1.0 μF attack and recovery capacitor, while the attack time remains the same.

The SA572 is assembled in a standard 16-pin dual in-line plastic package and in oversized SOL package. It operates over a wide supply range from 6.0 V to 22 V. Supply current is less than 6.0 mA. The SA572 is designed for applications from −40°C to +85°C.

BASIC APPLICATIONS

Description

The SA572 consists of two linearized, temperature-compensated gain cells (ΔG), each with a full-wave rectifier and a buffer amplifier as shown in the block diagram. The two channels share a 2.5 V common bias reference derived from the power supply but otherwise operate independently. Because of inherent low distortion, low noise and the capability to linearize large signals, a wide dynamic range can be obtained. The buffer amplifiers are provided to permit control of attack time and recovery time independent of each other. Partitioned as shown in the block diagram, the IC allows flexibility in the design of system levels that optimize DC shift, ripple distortion, tracking accuracy and noise floor for a wide range of application requirements.

Gain Cell

Figure 3 shows the circuit configuration of the gain cell. Bases of the differential pairs Q_1-Q_2 and Q_3-Q_4 are both tied to the output and inputs of OPA A_1. The negative feedback through Q_1 holds the V_{BE} of Q_1-Q_2 and the V_{BE} of Q_3-Q_4 equal. The following relationship can be derived from the transistor model equation in the forward active region.

$$\Delta V_{BE_{Q3Q4}} = \Delta_{BE_{Q1Q2}}$$

$$(V_{BE} = V_T\, I_{IN}\, IC/IS)$$

$$V_T I_n\left(\frac{\frac{1}{2}I_G + \frac{1}{2}I_O}{I_S}\right) - V_T I_n\left(\frac{\frac{1}{2}I_G - \frac{1}{2}I_O}{I_S}\right) = V_T I_n\left(\frac{I_1 + I_{IN}}{I_S}\right) - V_T I_n\left(\frac{I_2 - I_1 - I_{IN}}{I_S}\right) \quad \text{(eq. 1)}$$

where $I_{IN} = \dfrac{V_{IN}}{R_1}$

R_1 = 6.8 kΩ

I_1 = 140 μA

I_2 = 280 μA

I_O is the differential output current of the gain cell and I_G is the gain control current of the gain cell.

If all transistors Q_1 through Q_4 are of the same size, equation 1 can be simplified to:

$$I_O = \frac{2}{I_2} \cdot I_{IN} \cdot I_G - \frac{1}{I_2}(I_2 - 2I_1) \cdot I_G \quad \text{(eq. 2)}$$

The first term of equation 2 shows the multiplier relationship of a linearized two quadrant transconductance amplifier. The second term is the gain control feedthrough due to the mismatch of devices. In the design, this has been minimized by large matched devices and careful layout. Offset voltage is caused by the device mismatch and it leads to even harmonic distortion. The offset voltage can be trimmed out by feeding a current source within ±25 μA into the THD trim pin.

The residual distortion is third harmonic distortion and is caused by gain control ripple. In a compandor system, available control of fast attack and slow recovery improve ripple distortion significantly. At the unity gain level of 100 mV, the gain cell gives THD (total harmonic distortion) of 0.17% typ. Output noise with no input signals is only 6.0 μV in the audio spectrum (10 Hz-20 kHz). The output current I_O must feed the virtual ground input of an operational amplifier with a resistor from output to inverting input. The non-inverting input of the operational amplifier has to be biased at V_{REF} if the output current I_O is DC coupled.



Figure 3. Basic Gain Cell Schematic

Rectifier

The rectifier is a full-wave design as shown in Figure 4. The input voltage is converted to current through the input resistor R_2 and turns on either Q_5 or Q_6 depending on the signal polarity. Deadband of the voltage to current converter is reduced by the loop gain of the gain block A_2. If AC coupling is used, the rectifier error comes only from input bias current of gain block A_2. The input bias current is typically about 70 nA. Frequency response of the gain block A_2 also causes second-order error at high frequency. The collector current of Q_6 is mirrored and summed at the collector of Q_5 to form the full wave rectified output current I_R. The rectifier transfer function is:

$$I_R = \frac{V_{IN} - V_{REF}}{R_2} \qquad \text{(eq. 3)}$$

If V_{IN} is AC-coupled, then the equation will be reduced to:

$$I_{RAC} = \frac{V_{IN}(AVG)}{R_2}$$

The internal bias scheme limits the maximum output current I_R to be around 300 μA. Within a ±1.0 dB error band the input range of the rectifier is about 52 dB.



Figure 4. Simplified Rectifier Schematic

Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency ripple distortion. The low-frequency ripple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 5, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier A_3 through Q_8, Q_9 and Q_{10}. Diodes D_{11} and D_{12} improve tracking accuracy and provide common-mode bias for A_3. For a positive-going input signal, the buffer amplifier acts like a voltage-follower. Therefore, the output impedance of A_3 makes the contribution of capacitor C_R to attack time insignificant. Neglecting diode impedance, the gain Ga(t) for ΔG can be expressed as follows:

$$Ga(t) = (Ga_{INT} - Ga_{FNL})\, e^{\frac{-t}{\tau_A}} + Ga_{FNL}$$

Ga_{INT} = Initial Gain

Ga_{FNL} = Final Gain

$\tau_A = R_A \bullet C_A = 10\ k\Omega \bullet C_A$

where τ_A is the attack time constant and R_A is a 10 kΩ internal resistor. Diode D_{15} opens the feedback loop of A_3 for a negative-going signal if the value of capacitor C_R is larger than capacitor C_A. The recovery time depends only on $C_R \bullet R_R$. If the diode impedance is assumed negligible, the dynamic gain G_R (t) for ΔG is expressed as follows:

$$G_R(t) = (G_{RINT} - G_{RFNL})\, e^{\frac{-t}{\tau_R}} + G_{RFNL}$$

$$G_R(t) = (G_{RINT} - G_{RFNL})\, e^{\frac{-t}{\tau_R}} + G_{RFNL}$$

$$\tau_R = R_R \bullet C_R = 10\ k\Omega \bullet C_R$$

where τ_R is the recovery time constant and R_R is a 10 kΩ internal resistor. The gain control current is mirrored to the gain cell through Q_{14}. The low level gain errors due to input bias current of A_2 and A_3 can be trimmed through the tracking trim pin into A_3 with a current source of ± 3.0 μA.



Figure 5. Buffer Amplifier Schematic

Basic Expandor

Figure 6 shows an application of the circuit as a simple expandor. The gain expression of the system is given by:

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{2}{I_1} \cdot \frac{R_3 \cdot V_{IN(AVG)}}{R_2 \cdot R_1}\right)^2 \quad \text{(eq. 4)}$$

(I_1 = 140 μA)

Both the resistors R_1 and R_2 are tied to internal summing nodes. R_1 is a 6.8 kΩ internal resistor. The maximum input current into the gain cell can be as large as 140 μA. This corresponds to a voltage level of 140 μA•6.8 kΩ = 952 mV peak. The input peak current into the rectifier is limited to 300 μA by the internal bias system. Note that the value of R_1 can be increased to accommodate higher input level. R_2 and R_3 are external resistors. It is easy to adjust the ratio of R_3/R_2 for desirable system voltage and current levels. A small R_2 results in higher gain control current and smaller static and dynamic tracking error. However, an impedance buffer A_1 may be necessary if the input is voltage driven with large source impedance.

The gain cell output current feeds the summing node of the external OPA A_2. R_3 and A_2 convert the gain cell output current to the output voltage. In high-performance applications, A_2 has to be low-noise, high-speed and wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of A_2 can be biased at the low noise internal reference Pin 6 or 10. Resistor R_4 is used to bias up the output DC level of A_2 for maximum swing. The output DC level of A_2 is given by:

$$V_{OUT}\,DC = V_{REF}\left(1 + \frac{R_3}{R_4}\right) - V_B\,\frac{R_3}{R_4} \quad \text{(eq. 5)}$$

V_B can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. C_A sets the attack time constant and C_R sets the recovery time constant.



Figure 6. Basic Expandor Schematic

Basic Compressor

Figure 7 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA A_1. The system gain expression is as follows:

$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{I_1}{2} \cdot \frac{R_2 \cdot R_1}{R_3 \cdot V_{IN(AVG)}}\right)^{\frac{1}{2}} \quad \text{(eq. 6)}$$

(I_1 = 140 μA)

R_{DC1}, R_{DC2}, and CDC form a DC feedback for A_1. The output DC level of A_1 is given by:

$$V_{OUT}\,DC = V_{REF}\left(1 + \frac{R_{DC1} + R_{DC2}}{R_4}\right) - V_B \cdot \left(\frac{R_{DC1} + R_{DC2}}{R_4}\right) \quad \text{(eq. 7)}$$

The zener diodes D_1 and D_2 are used for channel overload protection.



Figure 7. Basic Compressor Schematic

Basic Compandor System

The above basic compressor and expandor can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimiting, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 8 shows the system level diagram for reference.



Figure 8. SA572 System Level



Figure 9. Automatic Level Control

Automatic Level Control (ALC)

In the ALC configuration, the variable gain cell is placed in the feedback loop of the operational amplifier and the rectifier is connected to the input. As the input amplitude increases above the crossover point, the overall system gain decreases proportionally, holding the output amplitude constant. As the input amplitude decreases below the crossover point, the overall system gain increases proportionally, holding the output amplitude at the same constant level.

$$\text{Gain} = \frac{R_1\ R_2\ I_1}{2\ R_3\ V_{IN(avg)}}$$

where: $R_1 = 6.8\ k\Omega$ (Internal)
$R_2 = 3.3\ k\Omega$
$R_3 = 17.3\ k\Omega$
$I_1 = 140\ \mu A$

The output DC level can be set using the following equation:

$$V_{OUT}\,DC = \left(1 + \frac{R_{DC1} + R_{DC2}}{R_4}\right) V_{REF}$$

where: $R_4 = 100\ k\Omega$
$R_{DC1} = R_{DC2} = 9.1\ k\Omega$
$V_{REF} = 2.5\ V$

The output level is calculated using the following equation:

$$V_{OUT\_LEVEL} = \frac{R_1\ R_2\ I_1}{2\ R_3}\left(\frac{V_{IN}}{V_{IN\ (avg)}}\right)$$

where: $R_1 = 6.8\ k\Omega$ (Internal)
$R_2 = 3.3\ k\Omega$
$R_3 = 17.3\ k\Omega$
$I_1 = 140\ \mu A$
$\frac{V_{IN}}{V_{IN\ (avg)}} = \frac{\pi}{2\sqrt{2}} = 1.11$ (for sine waves)

Note that for very low input levels, ALC may not be desired and to limit the maximum gain, resistor R_X has been added.

$$\text{Gain max.} = \frac{\left(\frac{R_1 + R_X}{V_{REF}}\right) \cdot R_2 \cdot I_B}{2\ R_3}$$

$$R_X \cong (\text{(desired max gain)} \times 26\ k\Omega) - 10\ k\Omega$$

ORDERING INFORMATION

Device	Description	Package	Temperature Range	Shipping†
SA572D	16−Pin Plastic Small Outline Package	SO−16 WB	−40 to +85°C	47 Units / Rail
SA572DG	16−Pin Plastic Small Outline Package (Pb−Free)	SO−16 WB	−40 to +85°C	47 Units / Rail
SA572DR2	16−Pin Plastic Small Outline Package	SO−16 WB	−40 to +85°C	1000 / Tape & Reel
SA572DR2G	16−Pin Plastic Small Outline Package (Pb−Free)	SO−16 WB	−40 to +85°C	1000 / Tape & Reel
SA572DTB	16−Pin Thin Shrink Small Outline Package	TSSOP−16*	−40 to +85°C	96 Units / Rail
SA572DTBG	16−Pin Thin Shrink Small Outline Package	TSSOP−16*	−40 to +85°C	96 Units / Tube
SA572DTBR2	16−Pin Thin Shrink Small Outline Package	TSSOP−16*	−40 to +85°C	2500 / Tape & Reel
SA572DTBR2G	16−Pin Thin Shrink Small Outline Package	TSSOP−16*	−40 to +85°C	2500 / Tape & Reel
SA572NG	16−Pin Plastic Dual In−Line Package	PDIP−16	−40 to +85°C	25 Units / Rail
SA572NG	16−Pin Plastic Dual In−Line Package (Pb−Free)	PDIP−16	−40 to +85°C	25 Units / Rail

†For information on / Tape and reel specifications, including part orientation and / Tape sizes, please refer to our / Tape and Reel Packaging Specification Brochure, BRD8011/D.
*This package is inherently Pb−Free.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

PDIP−16
CASE 648−08
ISSUE V

DATE 22 APR 2015



SCALE 1:1



TOP VIEW



END VIEW
WITH LEADS CONSTRAINED
NOTE 5



SIDE VIEW



END VIEW
NOTE 6

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
A	----	0.210	---	5.33
A1	0.015	----	0.38	---
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.735	0.775	18.67	19.69
D1	0.005	----	0.13	---
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	---	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	---	10°

STYLE 1:
PIN 1. CATHODE
2. CATHODE
3. CATHODE
4. CATHODE
5. CATHODE
6. CATHODE
7. CATHODE
8. CATHODE
9. ANODE
10. ANODE
11. ANODE
12. ANODE
13. ANODE
14. ANODE
15. ANODE
16. ANODE

STYLE 2:
PIN 1. COMMON DRAIN
2. COMMON DRAIN
3. COMMON DRAIN
4. COMMON DRAIN
5. COMMON DRAIN
6. COMMON DRAIN
7. COMMON DRAIN
8. COMMON DRAIN
9. GATE
10. SOURCE
11. GATE
12. SOURCE
13. GATE
14. SOURCE
15. GATE
16. SOURCE

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

DOCUMENT NUMBER:	98ASB42431B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	PDIP−16	PAGE 1 OF 1

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



1
SCALE 1:1

SOIC−16 WB
CASE 751G−03
ISSUE D

DATE 12 FEB 2013



NOTES:
1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INLCUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS	
DIM	MIN	MAX
A	2.35	2.65
A1	0.10	0.25
B	0.35	0.49
C	0.23	0.32
D	10.15	10.45
E	7.40	7.60
e	1.27 BSC	
H	10.05	10.55
h	0.25	0.75
L	0.50	0.90
q	0 °	7 °

SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
G = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

DOCUMENT NUMBER:	**98ASB42567B**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	**SOIC−16 WB**	**PAGE 1 OF 1**

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®



SCALE 2:1

TSSOP−16
CASE 948F−01
ISSUE B

DATE 19 OCT 2006



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE −W−.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	−−−	1.20	−−−	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0 °	8 °	0 °	8 °

SOLDERING FOOTPRINT



DIMENSIONS: MILLIMETERS

GENERIC MARKING DIAGRAM*



XXXX	= Specific Device Code
A	= Assembly Location
L	= Wafer Lot
Y	= Year
W	= Work Week
G or ▪	= Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, “G” or microdot “ ▪”, may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped “CONTROLLED COPY” in red.
DESCRIPTION:	TSSOP−16	PAGE 1 OF 1

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800−282−9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative

◊