NLSV2T244

2-Bit Dual-Supply Non-Inverting Level Translator

The NLSV2T244 is a 2-bit configurable dual-supply voltage level translator. The input A_n and output B_n ports are designed to track two different power supply rails, V_{CCA} and V_{CCB} respectively. Both supply rails are configurable from 0.9 V to 4.5 V allowing universal low-voltage translation from the input A_n to the output B_n port.

Features


- Wide V_{CCA} and V_{CCB} Operating Range: 0.9 V to 4.5 V
- High-Speed w/ Balanced Propagation Delay
- Inputs and Outputs have OVT Protection to 4.5 V
- Non-preferential V_{CCA} and V_{CCB} Sequencing
- Outputs at 3–State until Active V_{CC} is Reached
- Power–Off Protection
- Outputs Switch to 3-State with V_{CCB} at GND
- Small Packaging: UDFN8, SO-8, Micro8
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

• Mobile Phones, PDAs, Other Portable Devices

Important Information

• ESD Protection for All Pins: HBM (Human Body Model) > 5000 V





A



= Assembly Location

Micro8

DM SUFFIX

CASE 846A

= Year


- W = Work Week
- = Pb–Free Package

ORDERING INFORMATION

Device	Package	Shipping [†]
NLSV2T244MUTAG	UDFN8 (Pb–Free)	3000 / Tape & Reel
NLSV2T244DR2G	SO-8 (Pb-Free)	2500 / Tape & Reel
NLSV2T244DMR2G	Micro8 (Pb-Free)	4000 / Tape & Reel


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


NLSV2T244






PIN ASSIGNMENTS







PIN ASSIGNMENT

PIN	FUNCTION
V _{CCA}	Input Port DC Power Supply
V _{CCB}	Output Port DC Power Supply
GND	Ground
A _n	Input Port
B _n	Output Port
ŌĒ	Output Enable

TRUTH TABLE

In	Outputs	
ŌĒ	A _n	B _n
L	L	L
L	Н	Н
Н	х	3-State

MAXIMUM RATINGS

Symbol	Rating		Value	Condition	Unit
V_{CCA}, V_{CCB}	DC Supply Voltage		-0.5 to +5.5		V
VI	DC Input Voltage	A _n	-0.5 to +5.5		V
V _C	Control Input	OE	-0.5 to +5.5		V
V _O	DC Output Voltage (Power Down)	B _n	-0.5 to +5.5	$V_{CCA} = V_{CCB} = 0$	V
	(Active Mode)	B _n	-0.5 to +5.5		V
	(Tri-State Mode)	B _n	-0.5 to +5.5		V
Ι _{ΙΚ}	DC Input Diode Current		-20	V _I < GND	mA
I _{OK}	DC Output Diode Current		-50	V _O < GND	mA
Ι _Ο	DC Output Source/Sink Current		±50		mA
I _{CCA} , I _{CCB}	DC Supply Current Per Supply Pin		±100		mA
I _{GND}	DC Ground Current per Ground Pin		±100		mA
T _{STG}	Storage Temperature		-65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Parameter				
V _{CCA} , V _{CCB}	Positive DC Supply Voltage		0.9	4.5	V	
VI	Bus Input Voltage		GND	4.5	V	
V _C	Control Input	ŌĒ	GND	4.5	V	
V _{IO}	Bus Output Voltage (Power Down Mode)	Bn	GND	4.5	V	
	(Active Mode)	Bn	GND	V _{CCB}	V	
	(Tri-State Mode)	Bn	GND	4.5	V	
TA	Operating Temperature Range		-40	+85	°C	
$\Delta t / \Delta V$	Input Transition Rise or Rate V _I , from 30% to 70% of V _{CC} ; V _{CC} = 3.3 V \pm 0.3 V		0	10	nS	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

					-40°C to	o +85°C	
Symbol	Parameter	Test Conditions	V _{CCA} (V)	V _{CCB} (V)	Min	Max	Uni
VIH	Input HIGH Voltage		3.6 – 4.5	0.9 - 4.5	2.2	_	V
	(An, OE)		2.7 – 3.6		2.0	_	
			2.3 – 2.7		1.6	-	
			1.4 – 2.3		0.65 * V _{CCA}	-	
			0.9 – 1.4		0.9 * V _{CCA}	_	
V _{IL}	Input LOW Voltage		3.6 – 4.5	0.9 – 4.5	-	0.8	V
	(An, OE)		2.7 – 3.6		-	0.8	
			2.3 – 2.7		-	0.7	
			1.4 – 2.3		-	0.35 * V _{CCA}	
			0.9 – 1.4		-	0.1 * V _{CCA}	
V _{OH}	Output HIGH Voltage	$I_{OH} = -100 \ \mu A; \ V_I = V_{IH}$	0.9 - 4.5	0.9 - 4.5	V _{CCB} – 0.2	-	V
		$I_{OH} = -0.5 \text{ mA}; V_I = V_{IH}$	0.9	0.9	0.75 * V _{CCB}	-	
		$I_{OH} = -2 \text{ mA}; V_I = V_{IH}$	1.4	1.4	1.05	_	
		$I_{OH} = -6 \text{ mA}; V_I = V_{IH}$	1.65	1.65	1.25	-	
			2.3	2.3	2.0	-	
		$I_{OH} = -12 \text{ mA}; V_I = V_{IH}$	2.3	2.3	1.8	-	
			2.7	2.7	2.2	-	
		$I_{OH} = -18 \text{ mA}; V_I = V_{IH}$	2.3	2.3	1.7	-	
			3.0	3.0	2.4	-	
		$I_{OH} = -24 \text{ mA}; V_I = V_{IH}$	3.0	3.0	2.2	-	
V _{OL}	Output LOW Voltage	$I_{OL} = 100 \ \mu A; \ V_I = V_{IL}$	0.9 - 4.5	0.9 - 4.5	-	0.2	V
		$I_{OL} = 0.5 \text{ mA}; V_I = V_{IL}$	1.1	1.1	-	0.3	
		$I_{OL} = 2 \text{ mA}; V_I = V_{IL}$	1.4	1.4	-	0.35	
		$I_{OL} = 6 \text{ mA}; V_I = V_{IL}$	1.65	1.65	-	0.3	
		$I_{OL} = 12 \text{ mA}; V_I = V_{IL}$	2.3	2.3	-	0.4	
			2.7	2.7	-	0.4	
		$I_{OL} = 18 \text{ mA}; V_I = V_{IL}$	2.3	2.3	-	0.6	
			3.0	3.0	-	0.4	
		$I_{OL} = 24 \text{ mA}; V_I = V_{IL}$	3.0	3.0	-	0.55	
I	Input Leakage Current	$V_I = V_{CCA}$ or GND	0.9 – 4.5	0.9 - 4.5	-1.0	1.0	μΑ
I _{OFF}	Power-Off Leakage Current	<u>OE</u> = 0 V	0 0.9 – 4.5	0.9 – 4.5 0	-1.0 -1.0	1.0 1.0	μΑ
I _{CCA}	Quiescent Supply Current		0.9 – 4.5	0.9 – 4.5	-	1.0	μA
I _{CCB}	Quiescent Supply Current		0.9 – 4.5	0.9 – 4.5	-	1.0	μA
_{CA} + I _{CCB}	Quiescent Supply Current		0.9 – 4.5	0.9 – 4.5	-	2.0	μA
ΔI_{CCA}	Increase in I_{CC} per Input Voltage, Other Inputs at V_{CCA} or GND	$V_{I} = V_{CCA} - 0.6 V;$ $V_{I} = V_{CCA}$ or GND	4.5 3.6	4.5 3.6	-	10 5.0	μA
ΔI_{CCB}	Increase in I_{CC} per Input Voltage, Other Inputs at V_{CCA} or GND	$V_{I} = V_{CCA} - 0.6 V;$ $V_{I} = V_{CCA} \text{ or GND}$	4.5 3.6	4.5 3.6	-	10 5.0	μA
I _{OZ}	I/O Tri-State Output Leakage Current	$T_A = 25^{\circ}C, \overline{OE} = 0 V$	0.9 - 4.5	0.9 - 4.5	-1.0	1.0	μA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TOTAL STATIC POWER CONSUMPTION (I_{CCA} + I_{CCB})

					–40°C t	o +85°C					
					Vcc	_в (V)					
	4.5		3	.3	2	.8	1	.8	0	.9	
V _{CCA} (V)	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Unit
4.5		2		2		2		2		< 1.5	μA
3.3		2		2		2		2		< 1.5	μA
2.8		< 2		< 1		< 1		< 0.5		< 0.5	μA
1.8		< 1		< 1		< 0.5		< 0.5		< 0.5	μΑ
0.9		< 0.5		< 0.5		< 0.5		< 0.5		< 0.5	μA

NOTE: Connect ground before applying supply voltage V_{CCA} or V_{CCB}. This device is designed with the feature that the power–up sequence of V_{CCA} and V_{CCB} will not damage the IC.

AC ELECTRICAL CHARACTERISTICS

							–40°C t	o +85°C					
			V _{CCB} (V)										
			4	.5	3	.3	2	.8	1	.8	1	.2	
Symbol	Parameter	V _{CCA} (V)	Min	Мах	Min	Мах	Min	Max	Min	Мах	Min	Max	Unit
t _{PLH} ,	Propagation	4.5		1.6		1.8		2.0		2.1		2.3	nS
t _{PHL} (Note 1)	Delay,	3.3		1.7		1.9		2.1		2.3		2.6	
(NOLE I)	A _n to B _n	2.8		1.9		2.1		2.3		2.5		2.8	
		1.8		2.1		2.4		2.5		2.7		3.0	
		1.2		2.4		2.7		2.8		3.0		3.3	
t _{PZH} ,	Output	4.5		2.6		3.8		4.0		4.1		4.3	nS
t _{PZL} (Note 1)	Enable,	3.3		3.7		3.9		4.1		4.3		4.6	
(NOLE T)	OE to B _n	2.5		3.9		4.1		4.3		4.5		4.8	
		1.8		4.1		4.4		4.5		4.7		5.0	
		1.2		4.4		4.7		4.8		5.0		5.3	
t _{PHZ} ,	Output	4.5		2.6		3.8		4.0		4.1		4.3	nS
t _{PLZ} (Note 1)	Disable,	3.3		3.7		3.9		4.1		4.3		4.6	
(NOLE T)	OE to B _n	2.5		3.9		4.1		4.3		4.5		4.8	
		1.8		4.1		4.4		4.5		4.7		5.0	
		1.2		4.4		4.7		4.8		5.0		5.3	
t _{OSHL} ,	Output to	4.5		0.15		0.15		0.15		0.15		0.15	nS
t _{OSLH} (Note 1)	Output Skew,	3.3		0.15		0.15		0.15		0.15		0.15	
	Time	2.5		0.15		0.15		0.15		0.15		0.15	
		1.8		0.15		0.15		0.15		0.15		0.15	
		1.2		0.15		0.15		0.15		0.15		0.15	

1. Propagation delays defined per Figure 2.

CAPACITANCE

Symbol	Parameter	Test Conditions	Typ (Note 2)	Unit
C _{IN}	Control Pin Input Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or $V_{CCA/B}$	3.5	pF
C _{I/O}	I/O Pin Input Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or $V_{CCA/B}$	5.0	pF
C _{PD}	Power Dissipation Capacitance	V_{CCA} = V_{CCB} = 3.3 V, V_{I} = 0 V or V_{CCA},f = 10 MHz	20	рF

2. Typical values are at $T_A = +25^{\circ}C$. 3. C_{PD} is defined as the value of the IC's equivalent capacitance from which the operating current can be calculated from: $I_{CC(operating)} \cong C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$ where $I_{CC} = I_{CCA} + I_{CCB}$ and N_{SW} = total number of outputs switching.

NLSV2T244






Figure 2. AC (Propagation Delay) Test Circuit

Test	Switch
t _{PLH} , t _{PHL}	OPEN
t _{PLZ} , t _{PZL}	V _{CCO} x 2
t _{PHZ} , t _{PZH}	GND
C_L = 15 pF or equivalent (include R_L = 2 k Ω or equivalent Z_{OUT} of pulse generator = 50 Ω	es probe and jig capacitance)




 $\label{eq:waveform 1 - Propagation Delays} \begin{matrix} t_{R} = t_{F} = 2.0 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_{W} = 500 \text{ ns} \end{matrix}$



Waveform 2 – Output Enable and Disable Times t_R = t_F = 2.0 ns, 10% to 90%; f = 1 MHz; t_W = 500 ns

		v _{cc}									
Symbol	3.0 V – 4.5 V	2.3 V – 2.7 V	1.65 V – 1.95 V	1.4 V – 1.6 V	0.9 V – 1.3 V						
V _{mA}	V _{CCA} /2										
V _{mB}	V _{CCB} /2										
V _X	V _{OL} x 0.1										
V _Y	V _{OH} x 0.9										





DIMENSIONS: MILLIMETERS

 DOCUMENT NUMBER:
 98AON23417D
 Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 UDFN8 1.8X1.2, 0.4P
 PAGE 1 OF 1

 ON Semiconductor and (Image) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

Electronic versions are uncontrolled except when accessed directly from the Document Repository.





*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2		
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

SOIC-8 NB CASE 751-07 ISSUE AK

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR 3. 4. EMITTER EMITTER 5. BASE 6. 7 BASE EMITTER 8. STYLE 5: PIN 1. DRAIN 2. DRAIN 3. DRAIN DRAIN 4. GATE 5. 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6 BASE. DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3 GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. DRAIN 8. STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. TXE 4. 5. RXE 6. VFF 7. GND 8. ACC STYLE 21: CATHODE 1 PIN 1. 2. CATHODE 2 3 CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C REXT З. 4. GND 5. IOUT 6. IOUT IOUT 7. 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. 2 EMITTER, #1 BASE, #2 З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 3. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND 6 BIAS 2 INPUT 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. P-DRAIN 5 6. P-DRAIN N-DRAIN 7. N-DRAIN 8. STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. CATHODE 8. STYLE 22 PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC COMMON CATHODE/VCC 3 4. I/O LINE 3 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 COMMON ANODE/GND 8. STYLE 26: PIN 1. GND 2 dv/dt З. ENABLE 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: DRAIN 1 PIN 1. DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 DRAIN, #1 2. DRAIN, #2 З. 4. DRAIN, #2 GATE, #2 5. SOURCE, #2 6. 7 GATE #1 8. SOURCE, #1 STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS THIRD STAGE SOURCE GROUND З. 4. 5. DRAIN 6. GATE 3 SECOND STAGE Vd 7. FIRST STAGE Vd 8. STYLE 11: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. DRAIN 2 DRAIN 1 7. 8. DRAIN 1 STYLE 15: PIN 1. ANODE 1 2. ANODE 1 ANODE 1 3 ANODE 1 4. 5. CATHODE, COMMON CATHODE, COMMON CATHODE, COMMON 6. 7. CATHODE, COMMON 8. STYLE 19: PIN 1. SOURCE 1 GATE 1 SOURCE 2 2. 3. GATE 2 4. 5. DRAIN 2 6. MIRROR 2 DRAIN 1 7. 8. **MIRROR 1** STYLE 23: PIN 1. LINE 1 IN COMMON ANODE/GND COMMON ANODE/GND 2. 3 LINE 2 IN 4. LINE 2 OUT 5. COMMON ANODE/GND COMMON ANODE/GND 6. 7. LINE 1 OUT 8. STYLE 27: PIN 1. ILIMIT 2 OVI 0 UVLO З. 4. INPUT+ 5. SOURCE SOURCE 6. SOURCE 7. 8 DRAIN

DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE #2 3. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER 3 COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE 6. CATHODE COLLECTOR/ANODE 7. 8. COLLECTOR/ANODE STYLE 28: PIN 1. SW_TO_GND 2. DASIC OFF DASIC_SW_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8 VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the					

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others

COLLECTOR, #1

COLLECTOR, #1





DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	MICRO8		PAGE 1 OF 1		
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.					

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative