# Automotive Grade Non-Synchronous Buck Controller

The NCV8853 is an adjustable–output non–synchronous buck controller which drives an external P–channel MOSFET. The device uses peak current mode control with internal slope compensation. The IC incorporates an internal regulator that supplies charge to the gate driver.

Protection features include internal soft-start, undervoltage lockout, cycle-by-cycle current limit, hiccup-mode overcurrent protection, hiccup-mode short-circuit protection.

Additional features include: power good signal, low quiescent current sleep mode and externally synchronizable switching frequency.


## Features

- Ultra Low Iq Sleep Mode
- Adjustable Output with 800 mV ±2.0% Reference Voltage
- Wide Input of 3.1 to 44 V with Undervoltage Lockout (UVLO)
- Power Good (PG)
- Internal Soft-Start (SS)
- Fixed-Frequency Peak Current Mode Control
- Internal Slope Compensating Artificial Ramp
- Internal High-Side PMOS Gate Driver
- Regulated Gate Driver Current Source
- External Frequency Synchronization (SYNC)
- Programmable Cycle–by–Cycle Current Limit (CL)
- Hiccup Overcurrent Protection (OCP)
- Output Short Circuit Hiccup Protection (SCP)
- Space–Saving 8–PIN SOIC Package
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



# **ON Semiconductor®**


www.onsemi.com



	/ -
А	= Assembly Location

- L = Wafer Lot
- Y = Year
- W = Work Week
  - = Pb-Free Package


## PINOUT DIAGRAM



## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV885300D1R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel
NCV885301D1R2G	SOIC-8 (Pb-Free)	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.








Figure 2. NCV8853 Simple Block Diagram

# **PIN DESCRIPTIONS**

No	Pin Symbol	Function
1	PG	Power good output. Use a pull-up resistor to 5.0 V. PG is pulled low when power is not good.
2	EN/SYNC	Enable and synchronization input. The falling edge synchronizes the internal oscillator. The part is disabled into sleep mode when this pin is brought low for longer than the enable time–out period.
3	COMP	Output of the voltage error amplifier. An external compensator network from COMP to GND is used to sta- bilize the converter and tailor transient performance.
4	FB	Output voltage feedback. A resistor from the output voltage to FB with another resistor from FB to GND creates a voltage divider for regulation and programming of the output voltage.
5	GND	Ground reference.
6	GDRV	Gate driver output. Connect to gate of the external P-channel MOSFET. A series resistance can be added from GDRV to the gate to tailor EMC performance.
7	ISNS	Current sense input. Connect this pin to the source of the external P–channel MOSFET, through a current– sense resistor to VIN to sense the switching current for regulation and current limiting.
8	VIN	Main power input for the IC.

## MAXIMUM RATINGS (Voltages are with respect to GND unless otherwise indicated.)

Rating	Value	Unit
DC Voltage (VIN, ISNS, GDRV)	-0.3 to 44	V
Peak Transient Voltage (Load Dump on VIN)	44	V
DC Voltage (EN/SYNC, PG)	-0.3 to 6.0	V
DC Voltage (COMP, FB)	-0.3 to 3.6	V
DC Voltage Stress (VIN – GDRV)	-0.7 to 12	V
Operating Junction Temperature Range	-40 to 150	°C
Storage Temperature Range	-65 to 150	°C
Peak Reflow Soldering Temperature: Pb–Free 60 to 150 seconds at 217°C	265	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## PACKAGE ATTRIBUTES

Characteristic	Value
ESD Capability Human Body Model Machine Model Charge Device Model	2.0 kV 200 V >1.0 kV
Moisture Sensitivity Level	MSL 1 260°C
Package Thermal Resistance Junction–to–Ambient, R <sub>θJA</sub>	100°C/W

<b>ELECTRICAL CHARACTERISTICS</b> (V <sub>IN</sub> = 3.4 V to 36 V, EN = 5 V. Min/Max values are valid for the temperature range	
$-40^{\circ}C \le T_{J} \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.)	

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
GENERAL						
Quiescent Current	I <sub>q,sleep</sub>	$V_{IN}$ = 13.2 V, EN = 0 V, Sleep Mode		2.5	6.0	μΑ
	I <sub>q,off</sub>	$V_{\text{IN}}$ = 13.2 V, EN = 5 V or toggled, $V_{\text{FB}}$ = 1 V, No Switching		2.0	3.0	mA
	I <sub>q,on</sub>	$V_{IN}$ = 13.2 V, EN = 5 V or toggled, $V_{FB}$ = 0 V, Switching		3.0	5.0	mA
Undervoltage Lockout	V <sub>uvlo</sub>	V <sub>IN</sub> decreasing	2.9	3.1	3.3	V
Undervoltage Lockout Hysteresis	V <sub>uvlo,hys</sub>		50	150	300	mV
Overvoltage Lockout	V <sub>ovlo</sub>		36.9	38	39.3	V
OSCILLATOR		-				-
Switching Frequency	f <sub>SW</sub>		306	340	374	kHz
Slope Compensation	ma			51		mV/μs
Minimum On Time	t <sub>onmin</sub>		90	110	140	ns
Max Duty Cycle – Switching	D <sub>max,sw</sub>	Maximum duty cycle when switching		93		%
Max Duty Cycle	D <sub>max</sub>			100		%
Soft-Start Time	t <sub>ss</sub>		1.0	1.5	2.0	ms
Soft-Start Delay	t <sub>ss,dlly</sub>		200	300	400	μs
EN/SYNC		•				4
Low Threshold	V <sub>s,il</sub>				0.8	V
High Threshold	V <sub>s,ih</sub>		2.0			V
Input Current	I <sub>sync</sub>			5.0	10	μΑ
SYNC Frequency Range	f <sub>sync</sub>	Relative to Nominal Switching Frequency	80		300	%
SYNC Delay	t <sub>s,dly</sub>	From SYNC falling edge to GDRV falling edge		50	100	ns
SYNC Duty Cycle	D <sub>sync</sub>		25		75	%
Disable Delay Time	t <sub>en</sub>	% of f <sub>SW</sub>		300		%
POWER GOOD			•			-
Rising Threshold	PG <sub>rise</sub>	% of V <sub>ref</sub>	87	90	93	%
Falling Threshold	PG <sub>fall</sub>	% of V <sub>ref</sub>	90	93	96	%
Power Good Pulldown	V <sub>pg</sub>				0.40	V
VOLTAGE ERROR AMP		•				4
DC Gain	Av		55	80	91	dB
Gain–Bandwidth Product	G <sub>BW</sub>		1.7	2.4	3.1	MHz
FB Bias Current	I <sub>vfb,bias</sub>			0.1	1.0	μA
Charge Currents	I <sub>src,vea</sub>	Source, V <sub>FB</sub> = 0.9 V, V <sub>COMP</sub> = 1.2 V	1.2	1.8	2.5	mA
	I <sub>snk,vea</sub>	Sink, V <sub>FB</sub> = 0.7 V, V <sub>COMP</sub> = 1.2 V	0.5	0.8	1.0	-
Reference Voltage	V <sub>ref</sub>		784	800	816	mV
High Saturation Voltage	V <sub>c,max</sub>		2.2	2.3		V
Low Saturation Voltage	V <sub>c,min</sub>		1	0.001	0.3	V
CURRENT SENSE AMP		•	4			-
Common–Mode Range	CMR		3.1		40	V
Differential Mode Range	DMR		300			mV

Amplifier Gain

 $\mathsf{A}_{\mathsf{csa}}$ 

V/V

2.0

ELECTRICAL CHARACTERISTICS (VIN = 3.4 V to 36 V, EN = 5 V. Min/Max values are valid for the temperature range	
$-40^{\circ}C \le T_{J} \le 150^{\circ}C$ unless noted otherwise, and are guaranteed by test, design or statistical correlation.)	

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
CURRENT SENSE AMP						
Input Bias Current	I <sub>sns,bias</sub>	NCV885300 NCV885301		30 70	50 120	μΑ
CURRENT LIMIT / OVER CUR	RENT PROT	ECTION				-
Cycle-by-Cycle Current Limit Threshold	V <sub>cl</sub>		85	100	115	mV
Cycle-by-Cycle Current Limit Response Time	t <sub>cl</sub>				200	nsec
Over Current Protection Threshold	V <sub>ocp</sub>	% of V <sub>cl</sub>	125	150	175	%
Over Current Protection Response Time	t <sub>ocp</sub>				200	ns
GATE DRIVERS	•		•	•	•	•
Leading Edge Blanking Time	t <sub>on,min</sub>				100	ns
Gate Driver Pull Up Current	I <sub>sink</sub>	$V_{IN} - V_{GDRV} = 4 V$	160	230	300	mA
Gate Driver Pull Down Current	I <sub>src</sub>	$V_{IN} - V_{GDRV} = 4 V$	160	230	300	mA
Gate Driver Clamp Voltage $(V_{IN} - V_{GDRV})$	V <sub>drv</sub>		6.0	8.0	10	V
Power Switch Gate to Source Voltage	V <sub>gs</sub>	$V_{IN} = 4 V$	3.8			V
SHORT CIRCUIT PROTECTIC	N					
Startup Blanking Time	t <sub>scp,dly</sub>	From start of soft-start, % of soft-start time	105		300	%
Short–Circuit Threshold Voltage	V <sub>scp</sub>	% of Feedback Voltage (V <sub>ref</sub> )	65	70	75	%
Hiccup Time	t <sub>hcp,dly</sub>	% of Soft–Start Time		135		%
SC Response Time	t <sub>scp</sub>	Switcher Running		60	200	ns
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	T <sub>sd</sub>	T <sub>J</sub> rising	160	170	180	°C
Thermal Shutdown Hysteresis	T <sub>sd,hys</sub>	T <sub>J</sub> Shutdown – T <sub>J</sub> Startup	10	15	20	°C
						1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

200

ns


T<sub>J</sub> > Thermal Shutdown Threshold to stop

Thermal Shutdown Delay


t<sub>tsd</sub>

switching

## **TYPICAL CHARACTERISTICS CURVES**



## **TYPICAL CHARACTERISTICS CURVES**



## THEORY OF OPERATION




Figure 13. Current Mode Control Schematic

#### **Current Mode Control**

The NCV8853 SMPS incorporates a current mode control scheme, in which the PWM ramp signal is derived from the power switch current. This ramp signal is compared to the output of the error amplifier to control the on-time of the power switch. The oscillator is used as a fixed-frequency clock to ensure a constant operational frequency. The resulting control scheme features several advantages over conventional voltage mode control. First, derived from the resistor in the power path, the signal responds immediately to line voltage changes. This eliminates the delay caused by the output filter and error amplifier, which is commonly found in voltage mode controllers. The second benefit comes from inherent pulse-by-pulse current limiting by merely clamping the peak switching current. Finally, since current mode commands an output current rather than voltage, the filter offers only a single pole to the feedback loop. This allows for a simpler compensation.

The NCV8853 also includes a slope compensation scheme in which a fixed ramp generated by the oscillator is added to the current ramp. A proper slope rate is provided to improve circuit stability without sacrificing the advantages of current mode control.

#### **Overcurrent Protection**

The NCV8853 features two current limit protections: peak current mode and overcurrent hiccup mode. When the

current sense amplifier detects a voltage above the peak current limit between  $V_{IN}$  and ISNS after the current limit leading edge blanking time, the peak current limit causes the power switch to turn off for the remainder of the cycle. Set the current limit with a resistor from  $V_{IN}$  to ISNS, with  $R=0.100\ /\ I_{limit}.$ 

If the voltage across the current sense resistor exceeds the overcurrent threshold voltage the part enters overcurrent hiccup mode. The part will remain off for the hiccup time and then go through the power on reset procedure.

#### **Short Circuit Hiccup Protection**

When the output voltage falls below the short circuit trip voltage the part enters short circuit latch off. When a short is detected the NCV8853 disables the outputs and attempts to re–enable the outputs after the short circuit hiccup time. The part remains off for the hiccup time and then goes through the power on reset procedure. If the short has been removed then the output stage re–enables and operates normally; however, if the short is still present the cycle begins again. Internal heat dissipation is kept to a minimum as current will only flow during the reset time of the protection circuitry. The hiccup mode is continuous until the short is removed.

#### **Gate Drive**

To turn on the P–Channel MOSFET, the gate driver turns on a current source to ground. A clamp ensures that the gate drive voltage does not exceed 10 V. When the clamp starts conducting the current source starts to turn off. To turn off the external MOSFET, the gate driver turns on a current source to  $V_{IN}$ .

#### 100% Duty Cycle Operation

Each cycle, the oscillator allows either a maximum duty cycle up to 93% or 100% duty cycle operation. The oscillator does not allow duty cycles between 93% and 100%.

Every cycle, the oscillator determines whether an off-time is necessary. If so, the oscillator creates a duty cycle up to 93%. If an off-time is not required, it can be skipped and 100% duty cycle is allowed for the cycle.

Below are a few examples of what this could look like on the switching node:





Figure 14. Duty Cycle Timing



B: One off-time is skipped in period 3, while the minimum off-time is maintained in periods 1, 2, and 4.

C: An off-time is skipped in period 1 and in period 3, while the minimum off-time is maintained in periods 2 and 4.

D: Low input voltage causes the IC to regulate at continuous 100% duty cycle (dropout).

## EN/SYNC

This pin has three modes. When a dc logic high (CMOS/TTL compatible) voltage is applied to this pin the NCV8853 operates at the default frequency. When a dc logic low voltage is applied to this pin the NCV8853 enters a low quiescent current sleep mode. When a square wave of at least 40% of the switching frequency is applied to this pin the switcher operates at the same frequency as the square wave. If the signal is slower than 40% of the switching frequency, it will be interpreted as enabling and disabling the part. The falling edge of the square wave corresponds to the start of the switching cycle.

## Power Good

The power good pin is high when the reference voltage reaches 90% of its target of 800 mV. The pin should be pulled up with a 10 k $\Omega$  resistor to 5 V. The output voltage of the controller may be used in this case.

## **Overvoltage Lockout**

To protect the IC, if the voltage on the VIN pin the exceeds  $V_{\rm ovlo}$  the NCV8853 will shutdown. When the voltage drops below this voltage the part will go through the normal soft–start procedure.

#### **Undervoltage Lockout**

Undervoltage lockout protection is engaged when the input voltage drops below the  $V_{uvlo}$  signal. The part will remain off until the input voltage rises above the  $V_{uvlo}$  value plus hysteresis. Depending on the desired output voltage, it is possible to engage the short-circuit hiccup mode before undervoltage lockout occurs.

#### Soft-Start

To ensure moderate inrush current and reduce output overshoot, the NCV8853 features a soft start which periodically adds charge to a capacitor until the final reference voltage is achieved. When using an external SYNC signal, charging is based on the switching frequency. If, for example, the NCV8853 is synchronized to twice the free running (not synced) frequency, the soft–start will be half as long.

### **DESIGN METHODOLOGY**

Choosing external components for the NCV8853 encompasses the following design process:

- 1. Define operational parameters
- 2. Select switching frequency
- 3. Select current sensor
- 4. Select a MOSFET
- 5. Select a diode
- 6. Select output inductor
- 7. Select output capacitors
- 8. Select compensator components

#### (1) Operating Parameter Definition

First, select feedback resistors to choose the output voltage as follows:

$$V_{\text{OUT}} = V_{\text{REF}} \cdot \frac{R_1 + R_2}{R_2}$$

where:

V<sub>OUT</sub>: desired output voltage

 $R_1$ : upper feedback resistor (between VOUT and FB) [ $\Omega$ ]  $R_2$ : lower feedback resistor (between FB and GND) [ $\Omega$ ]

For a 5.0 V output, set  $R_1$  to 42.2 k $\Omega$  and  $R_2$  to 8.06 k $\Omega$ .

Certain operating parameters must be defined before proceeding with the rest of the design. These are application dependent and include the following:

- V<sub>IN</sub>: input voltage, range from minimum to maximum with a typical value [V]
- I<sub>OUT</sub>: output current, range from minimum to maximum with an initial startup value
- I<sub>CL</sub>: desired typical current limit

A number of basic calculations must be performed up front to use in the design process, as follows:

$$\begin{split} D_{MIN} &= \frac{V_{OUT}}{V_{IN(max)}} \\ D &= \frac{V_{OUT}}{V_{IN(typ)}} \\ D_{MAX} &= \frac{V_{OUT}}{V_{IN(min)}} \end{split}$$

where:

D<sub>MIN</sub>: minimum duty cycle (ideal) [%] V<sub>IN(max)</sub>: maximum input voltage [V] D: typical duty cycle (ideal) [%] V<sub>IN(typ)</sub>: typical input voltage [V] D<sub>MAX</sub>: maximum duty cycle (ideal) [%] V<sub>IN(min</sub>): minimum input voltage [V]

## (2) Switching Frequency Selection

Selecting the switching frequency is a trade–off between component size and power losses. Operation at higher switching frequencies allows the use of smaller inductor and capacitor values to achieve the same inductor current ripple and output voltage ripple. However, increasing the frequency increases the switching losses of the MOSFETs, leading to decreased efficiency, especially noticeable at light loads.

Typically, the switching frequency is selected to avoid interfering with signals of known frequencies. Using the EN/SYNC pin, the NCV8853 can be synced to frequencies from 80% to 300% of the nominal frequency (340 kHz).

### (3) Current Sensor Selection

Current sensing for peak current mode control relies on the inductor current signal. This is translated into a voltage via a current sense resistor, which is then measured differentially by the current sense amplifier, generating a single–ended output to use as a signal. The easiest means of implementing this transresistance is through the use of a sense resistor in series with the source of the MOSFET and VIN. A sense resistor should be calculated as follows:

$$\mathsf{R}_{\mathsf{SNS}} = \frac{\mathsf{V}_{\mathsf{CL}}}{\mathsf{I}_{\mathsf{CL}}}$$

where:

 $R_{SNS}$ : sense resistor [ $\Omega$ ]

V<sub>CL</sub>: current limit threshold voltage [V]

I<sub>CL</sub>: desired cycle-by-cycle current limit [A]

## (4) MOSFET Selection

The NCV8853 has been designed to work with a P-channel MOSFET in a non-synchronous buck configuration. The MOSFET needs to be capable of handling the maximum allowable current in the system,  $I_{\rm CL}$ . Keep in mind that, depending on your minimum  $V_{\rm IN}$  signal, it is possible to achieve 100% duty cycle. The power dissipated through the MOSFET during conduction is as follows:

$$\mathsf{P}_{\mathsf{MOS},\mathsf{on}} = \mathsf{I}_{\mathsf{CL}}^2 \cdot \mathsf{D}_{\mathsf{MAX}} \cdot \mathsf{r}_{\mathsf{DS},\mathsf{on}}$$

where:

P<sub>MOS,on</sub>: power through MOSFET [W]

I<sub>CL</sub>: cycle–by–cycle current limit [A]

 $r_{DS,on}$ : on–resistance of the MOSFET [ $\Omega$ ]

To calculate the switching losses through the MOSFET, use the following equation:

$$\begin{split} \mathsf{P}_{\mathsf{MOS},\mathsf{sw}} &= \frac{1}{2}\mathsf{V}_{\mathsf{IN}}\cdot\mathsf{I}_{\mathsf{OUT}}\cdot\left(t_{\mathsf{on}} + t_{\mathsf{off}}\right)\cdot\mathsf{F}_{\mathsf{SW}} \\ t_{\mathsf{on}} &= t_{\mathsf{off}} = \frac{\mathsf{Q}_{\mathsf{Gate}}}{\mathsf{I}_{\mathsf{drv}}} \end{split}$$

where:

 $\begin{array}{l} P_{MOS,\ sw} : MOSFET\ switching\ losses\ [W]\\ t_{on} : time\ to\ turn\ on\ the\ MOSFET\ [s]\\ t_{off} : time\ to\ turn\ off\ the\ MOSFET\ [s]\\ Q_{Gate} :\ gate\ charge\ [C]\\ I_{drv} :\ gate\ drive\ current\ [A] \end{array}$ 

## (5) Diode Selection

The diode must be chosen according to its maximum current and voltage ratings, and to thermal considerations.

The maximum reverse voltage the diode sees is the maximum input voltage (with some margin in case of ringing on the switch node). The maximum forward current is the peak current limit of the NCV8853, or 150% of  $I_{CL}$ .

### (6) Output Inductor Selection

Both mechanical and electrical considerations influence the selection of an output inductor. From a mechanical perspective, smaller inductor values generally correspond to smaller physical size. Since the inductor is often one of the largest components in the power supply, a minimum inductor value is particularly important in space– constrained applications. From an electrical perspective, an inductor is chosen for a set amount of current ripple and to assure adequate transient response.

The output inductor controls the current ripple that occurs over a switching period. A high current ripple will result in excessive power loss and ripple current requirements. A low current ripple will result in a poor control signal and a slow current slew rate in the event of a load transient. A good starting point for peak–to–peak ripple is around 10% of the inductor current.To choose the inductor value based on the peak–to–peak ripple current, use the following equation:

$$i_{L} = \frac{V_{OUT} \cdot (1 - D_{MIN})}{L \cdot F_{SW}}$$

where:

iL: peak-to-peak output current ripple [Ap-p]

From this equation it is clear that the ripple current increases as L decreases, emphasizing the trade–off between dynamic response and ripple current. The peak and valley values of the triangular current waveform are as follows:

$$\begin{split} I_{L(pk)} &= I_{OUT} + \frac{I_L}{2} \\ I_{L(vly)} &= I_{OUT} - \frac{i_L}{2} \end{split}$$

where:

I<sub>L(pk)</sub>: peak (maximum) value of ripple current [A]

I<sub>L(vlv)</sub>: valley (minimum) value of ripple current [A]

Saturation current is specified by inductor manufacturers as the current at which the inductance value has dropped from the nominal value, typically 10%. For stable operation, the output inductor must be chosen so that the inductance is close to the nominal value even at the peak output current,  $I_{L(pk)}$ , it is recommended to choose an inductor with saturation current sufficiently higher than the peak output current, such that the inductance is very close to the nominal value at the peak output current. This allows for a safety factor and allows for more optimized compensation.

Inductor efficiency is another consideration when selecting an output inductor. Inductor losses include dc and ac winding losses, which are very low due to high core resistance, and magnetic hysteresis losses, which increase with peak-to-peak ripple current. Core losses also increase as switching frequency increases.

Ac winding losses are based on the ac resistance of the winding and the RMS ripple current through the inductor, which is much lower than the dc current. The ac winding losses are due to skin and proximity effects and are typically much less than dc losses, but increase with frequency. Dc winding losses account for a large percentage of output inductor losses and are the dominant factor at switching frequencies at or below 500 kHz. The dc winding losses in the inductor can be calculated with the following equation:

$$\mathsf{P}_{\mathsf{L}(\mathsf{dc})} = \mathsf{I}_{\mathsf{OUT}}^2 \cdot \mathsf{R}_{\mathsf{dc}}$$

where:

 $P_{L(dc)}$ : dc winding losses in the output inductor  $R_{dc}$ : dc resistance of the output inductor (DCR)

#### (7) Output Capacitor Selection

The output capacitor is a basic component for the fast response of a power supply. In fact, for the first few microseconds of a load transient, they supply the current to the load. The controller recognizes the load transient and proceeds to increase the duty cycle to its maximum. Neglecting the effect of the ESL, the output voltage has a first drop due to ESR of the bulk capacitor(s).

$$\Delta V_{OUT(ESR)} = \Delta I_{OUT} \cdot ESR$$

A lower ESR produces a lower  $\Delta V$  during load transient. In addition, a lower ESR produces a lower output voltage ripple.

In the case of stepping into a short, the inductor current approaches zero with the worst case initial current at the current limit and the initial voltage at the output voltage set point, calculating the voltage overshoot as follows:

$$\Delta V_{OS} = \sqrt{\frac{L \cdot I_{CL}^2}{C} + V_{OUT}^2} - V_{OUT}$$

Accordingly, a minimum amount of capacitance can be chosen for maximum allowed output voltage overshoot:

$$C_{MIN} = \frac{L \cdot I_{CL}^{2}}{\left(V_{OUT} + \Delta V_{OS(max)}\right)^{2} - V_{OUT}^{2}}$$

where:

- $C_{MIN}$ : minimum amount of capacitance to minimize voltage overshoot to  $\Delta V_{OS(max)}$  [F]
- $\Delta V_{OS(max)}$ : maximum allowed voltage overshoot during a short [V]

#### (8) Select Compensator Components

The Current Mode control method employed by the NCV8853 allows the use of a simple, Type II compensation to optimize the dynamic response according to system requirements. Using a simulation tool such as CompCalc can assist in the selection of these components.





\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product on incidental damages. ON Semiconductor does not convey any license under	or guarantee regarding r circuit, and specifically	

© Semiconductor Components Industries, LLC, 2019

#### SOIC-8 NB CASE 751-07 **ISSUE AK**

STYLE 1: PIN 1. EMITTER COLLECTOR 2. COLLECTOR З. 4. EMITTER EMITTER 5. 6. BASE 7 BASE 8. EMITTER STYLE 5: PIN 1. DRAIN 2. DRAIN З. DRAIN DRAIN 4. 5. GATE 6. GATE SOURCE 7. 8. SOURCE STYLE 9: PIN 1. EMITTER, COMMON COLLECTOR, DIE #1 COLLECTOR, DIE #2 2. З. EMITTER, COMMON 4. 5. EMITTER, COMMON 6. BASE, DIE #2 BASE, DIE #1 7. 8. EMITTER, COMMON STYLE 13: PIN 1. N.C. 2. SOURCE 3. SOURCE GATE 4. 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 17: PIN 1. VCC 2. V2OUT V10UT З. 4. TXE 5. RXE 6. VFF GND 7. 8. ACC STYLE 21: PIN 1. CATHODE 1 2. CATHODE 2 З. CATHODE 3 CATHODE 4 4. 5. CATHODE 5 6. COMMON ANODE COMMON ANODE 7. 8. CATHODE 6 STYLE 25: PIN 1. VIN 2 N/C З. REXT 4. GND 5. IOUT 6. IOUT 7. IOUT 8. IOUT STYLE 29: BASE, DIE #1 PIN 1. EMITTER, #1 BASE, #2 2. З. EMITTER, #2 4. 5 COLLECTOR, #2 COLLECTOR, #2 6.

STYLE 2: PIN 1. COLLECTOR, DIE, #1 2. COLLECTOR, #1 COLLECTOR, #2 З. 4 COLLECTOR, #2 BASE, #2 5. EMITTER, #2 6. 7 BASE #1 EMITTER, #1 8. STYLE 6: PIN 1. SOURCE 2. DRAIN 3. DRAIN SOURCE 4. SOURCE 5. 6. GATE GATE 7. 8. SOURCE STYLE 10: PIN 1. GROUND BIAS 1 OUTPUT 2. З. GROUND 4. 5. GROUND BIAS 2 INPUT 6. 7. 8. GROUND STYLE 14: PIN 1. N-SOURCE 2. N-GATE P-SOURCE 3 P-GATE 4. 5. P-DRAIN 6. P-DRAIN N-DRAIN 7. 8. N-DRAIN STYLE 18: PIN 1. ANODE 2. ANODE SOURCE 3. GATE 4. 5. DRAIN 6 DRAIN CATHODE 7. 8. CATHODE STYLE 22: PIN 1. I/O LINE 1 2. COMMON CATHODE/VCC 3 COMMON CATHODE/VCC I/O LINE 3 4. 5. COMMON ANODE/GND 6. I/O LINE 4 7. I/O LINE 5 8. COMMON ANODE/GND STYLE 26: PIN 1. GND 2 dv/dt ENABLE З. 4. ILIMIT 5. SOURCE SOURCE 6. SOURCE 7. 8. VCC STYLE 30: PIN 1. DRAIN 1 DRAIN 1 2 GATE 2 З. SOURCE 2 4. SOURCE 1/DRAIN 2 SOURCE 1/DRAIN 2 5. 6.

STYLE 3: PIN 1. DRAIN, DIE #1 2. DRAIN, #1 3. DRAIN, #2 4. DRAIN, #2 5. GATE, #2 6. SOURCE, #2 7. GATE, #1 8. SOURCE, #1
STYLE 7: PIN 1. INPUT 2. EXTERNAL BYPASS 3. THIRD STAGE SOURCE 4. GROUND 5. DRAIN 6. GATE 3 7. SECOND STAGE Vd 8. FIRST STAGE Vd
STYLE 11: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 8. DRAIN 1
STYLE 15: PIN 1. ANODE 1 2. ANODE 1 3. ANODE 1 4. ANODE 1 5. CATHODE, COMMON 6. CATHODE, COMMON 7. CATHODE, COMMON 8. CATHODE, COMMON
STYLE 19: PIN 1. SOURCE 1 2. GATE 1 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 7. DRAIN 1 8. MIRROR 1
STYLE 23: PIN 1. LINE 1 IN 2. COMMON ANODE/GND 3. COMMON ANODE/GND 4. LINE 2 IN 5. LINE 2 OUT 6. COMMON ANODE/GND 7. COMMON ANODE/GND 8. LINE 1 OUT
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN

#### DATE 16 FEB 2011

STYLE 4: ANODE ANODE PIN 1. 2. ANODE З. 4. ANODE ANODE 5. 6. ANODE 7 ANODE COMMON CATHODE 8. STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 BASE, #2 З. COLLECTOR, #2 4. COLLECTOR, #2 5. 6. EMITTER, #2 EMITTER, #1 7. 8. COLLECTOR, #1 STYLE 12: PIN 1. SOURCE SOURCE SOURCE 2. 3. 4. GATE 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 EMITTER, DIE #2 3 BASE, DIE #2 4. 5. COLLECTOR, DIE #2 6. COLLECTOR, DIE #2 COLLECTOR, DIE #1 7. COLLECTOR, DIE #1 8. STYLE 20: PIN 1. SOURCE (N) GATE (N) SOURCE (P) 2. 3. 4. GATE (P) 5. DRAIN 6. DRAIN DRAIN 7. 8. DRAIN STYLE 24: PIN 1. BASE 2. EMITTER З. COLLECTOR/ANODE COLLECTOR/ANODE 4. 5. CATHODE CATHODE COLLECTOR/ANODE 6. 7. COLLECTOR/ANODE 8. STYLE 28: PIN 1. SW\_TO\_GND 2. DASIC OFF DASIC\_SW\_DET З. 4. GND 5. 6. V MON VBULK 7. VBULK 8. VIN

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	DESCRIPTION: SOIC-8 NB PAGE 2 OF					
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patter rights nor the						

SOURCE 1/DRAIN 2

7.

8. GATE 1

7.

8

rights of others.

COLLECTOR, #1

COLLECTOR, #1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor date sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use a a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor houteds for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

ON Semiconductor Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910 Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative