# Door-Module Driver-IC (Lock Driver-IC)

The NCV7710 is a powerful Driver–IC for automotive body control systems. The IC is designed to control lock motor in the door of a vehicle. With the monolithic full–bridge driver stage, the IC is able to control lock motor. The NCV7710 is controlled thru a 24 bit SPI interface with in–frame response.

#### **Features**

- Operating Range from 5.5 V to 28 V
- Two High-Side and Two Low-Side Drivers Connected as Half-bridges
  - 2 Half-bridges Iload = 6 A; Rdson = 150 m $\Omega$  @ 25°C
- Programmable Soft-Start Function to Drive Loads with Higher Inrush Currents as Current Limitation Value
- Support of PWM Control Frequency Outside the Audible Noise
- Support of Active Freewheeling to Reduce Power Dissipation
- Multiplex Current Sense Analog Output for Advanced Load Monitoring
- Very Low Current Consumption in Standby Mode
- Charge Pump Output to Control an External Reverse Polarity Protection MOSFET
- 24-Bit SPI Interface for Output Control and Diagnostic
- Protection Against Short Circuit, Overvoltage and Over-temperature
- Downwards Pin-to-pin and SPI Registers Compatible with NCV7707
- SSOP36-EP Power Package
- AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

#### **Typical Applications**

- De-centralized Door Electronic Systems
- Rear Door Electronic Unit
- Body Control Units (BCUs)
- Several H-bridge Applications




# ON Semiconductor®

www.onsemi.com



SSOP36-EP DQ SUFFIX CASE 940AB

#### **MARKING DIAGRAM**



NCV7710 = Specific Device Code

A = Assembly Location

WL = Wafer Lot
 YY = Year
 WW = Work Week
 G = Pb-Free Package

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 20 of this data sheet.




Figure 1. Block Diagram




Figure 2. Application Diagram




Figure 3. Pin Connections (Top View)

# PIN FUNCTION DESCRIPTION

| Pin No. | Pin Name   | Pin Type                         | Description  |
|---------|------------|----------------------------------|--|
| 1       | GND        | Ground                           | Ground Supply (all GND pins have to be connected externally)   |
| 2       | n.c.       |                                  | Not connected  |
| 3       | n.c.       |                                  | Not connected  |
| 4       | n.c.       |                                  | Not connected  |
| 5       | n.c.       |                                  | Not connected  |
| 6       | n.c.       |                                  | Not connected  |
| 7       | VS         | Supply                           | Battery Supply Input (all VS pins have to be connected externally)   |
| 8       | SI         | Digital Input                    | SPI interface Serial Data Input  |
| 9       | ISOUT/PWM2 | Digital Input /<br>Analog Output | PWM control Input / Current Sense Output. This pin is a bidirectional pin. Depending on the selected multiplexer bits, an image of the instant current of the corresponding HS stage can be read out. This pin can also be used as PWM control input pin for OUT2. |
| 10      | CSB        | Digital Input                    | SPI interface Chip Select  |
| 11      | SO         | Digital Output                   | SPI interface Serial Data Output   |
| 12      | VCC        | Supply                           | Logic Supply Input   |
| 13      | SCLK       | Digital Input                    | SPI interface Shift Clock  |
| 14      | VS         | Supply                           | Battery Supply Input (all VS pins have to be connected externally)   |
| 15      | VS         | Supply                           | Battery Supply Input (all VS pins have to be connected externally)   |
| 16      | OUT1       | Half bridge driver Output        | Door Lock Output (has to be connected externally to pin 17)  |
| 17      | OUT1       | Half bridge driver Output        | Door Lock Output (has to be connected externally to pin 16)  |
| 18      | GND        | Ground                           | Ground Supply (all GND pins have to be connected externally)   |
| 19      | GND        | Ground                           | Ground Supply (all GND pins have to be connected externally)   |
| 20      | OUT2       | Half bridge driver Output        | Door Lock Output (has to be connected externally to pin 21)  |
| 21      | OUT2       | Half bridge driver Output        | Door Lock Output (has to be connected externally to pin 20)  |
| 22      | n.c.       |                                  | Not connected  |
| 23      | VS         | Supply                           | Battery Supply Input (all VS pins have to be connected externally)   |
| 24      | VS         | Supply                           | Battery Supply Input (all VS pins have to be connected externally)   |
| 25      | VS/TEST    | Supply/Test Input                | Test Input, has to be connected to VS in application   |
| 26      | CHP        | Analog Output                    | Reverse Polarity FET Control Output  |
| 27      | PWM1       | Digital Input                    | PWM control Input  |
| 28      | n.c.       |                                  | Not connected  |
| 29      | n.c.       |                                  | Not connected  |
| 30      | n.c.       |                                  | Not connected  |
| 31      | n.c.       |                                  | Not connected  |
| 32      | n.c.       |                                  | Not connected  |
| 33      | n.c.       |                                  | Not connected  |
| 34      | n.c.       |                                  | Not connected  |
| 35      | n.c.       |                                  | Not connected  |
| 36      | n.c.       |                                  | Not connected  |
|         | Heat slug  | Ground                           | Substrate; Heat slug has to be connected to all GND pins   |

#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol         | Rating   | Min            | Max           | Unit |
|----------------|--|----------------|---------------|------|
| Vs             | Power supply voltage  - Continuous supply voltage  - Transient supply voltage (t < 500 ms, "clamped load dump")                      | -0.3<br>-0.3   | 28<br>40      | V    |
| Vcc            | Logic supply   | -0.3           | 5.5           | V    |
| Vdig           | DC voltage at all logic pins (SO, SI, SCLK, CSB, PWM1)   | -0.3           | Vcc + 0.3     | V    |
| Visout/pwm2    | Current monitor output / PWM2 logic input  | -0.3           | Vcc + 0.3     | V    |
| Vchp           | Charge pump output (the most stringent value is applied)   | -25<br>Vs - 25 | 40<br>Vs + 15 | V    |
| Voutx          | Static output voltage (OUT1/2)   | -0.3           | Vs + 0.3      | V    |
| lout1/2        | OUT1/2 Output current  | -10            | 10            | Α    |
| ESD_HBM        | ESD Voltage, HBM (Human Body Model); (100 pF, 1500 Ω) (Note 1)  – All pins  – Output pins OUT1/2 to GND (all unzapped pins grounded) | -2<br>-4       | 2<br>4        | kV   |
| ESD_CDM        | ESD according to CDM (Charge Device Model) (Note 1)  - All pins  - Corner pins   | -500<br>-750   | 500<br>750    | V    |
| T <sub>J</sub> | Operating junction temperature range   | -40            | 150           | °C   |
| Tstg           | Storage temperature range  | -55            | 150           | °C   |
| MSL            | Moisture sensitivity level (Note 2)  | MS             | SL3           |      |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114)

- ESD Charge Device Model tested per EIA/JES D22/C101, Field Induced Charge Model

  2. For soldering information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D

### THERMAL CHARACTERISTICS

| Symbol           | Rating   | Value | Unit |
|------------------|--|-------|------|
| $R_{\theta JA}$  | Thermal Characteristics, SSOP36-EP, 1-layer PCB Thermal Resistance, Junction-to-Air (Note 3) | 49.4  | °C/W |
| R <sub>0JA</sub> | Thermal Characteristics, SSOP36-EP, 4-layer PCB Thermal Resistance, Junction-to-Air (Note 4) | 24    | °C/W |

- 3. Values based on PCB of 76.2 x 114.3 mm, 72 μm copper thickness, 20 % copper area coverage and FR4 PCB substrate.
- 4. Values based on PCB of 76.2 x 114.3 mm, 72 / 36 μm copper thickness (signal layers / internal planes), 20 / 90 % copper area coverage (signal layers / internal planes) and FR4 PCB substrate.

**ELECTRICAL CHARACTERISTICS** 4.5 V < Vcc < 5.25 V, 8 V < Vs < 18 V,  $-40^{\circ}$ C < Tj <  $150^{\circ}$ C; unless otherwise noted.

| Symbol        | Parameter Test Conditions                    |  | Min      | Тур       | Max        | Unit |
|---------------|--|--|----------|-----------|------------|------|
| SUPPLY        | •  | •  |          |           |            |      |
| Vs            | Supply voltage                               | Functional (see Vuv_vs / Vov_vs) Parameter specification   | 5.5<br>8 |           | 28<br>18   | ٧    |
| Is(standby)   | Supply Current (VS), Standby mode            | $\begin{split} & \text{Standby mode,} \\ & \text{VS} = 16 \text{ V, 0 V} \leq \text{VCC} \leq 5.25 \text{ V,} \\ & \text{CSB} = \text{VCC, OUT1/2} = \text{floating,} \\ & \text{SI} = \text{SCLK} = 0 \text{ V, Tj} < 85^{\circ}\text{C} \\ & \text{(T_J = 150^{\circ}\text{C)}} \end{split}$ |          | 3 (6)     | 12<br>(25) | μΑ   |
| Is(active)    | Supply current (VS), Active mode             | Active mode,<br>VS = 16 V,<br>OUT1/2 = floating  |          | 6         | 20         | mA   |
| Icc(standby)  | Supply Current (VCC), Standby mode           | Standby mode, VCC = $5.25 \text{ V}$ , SI = SCLK = $0 \text{ V}$ , $T_J < 85^{\circ}\text{C}$ ( $T_J = 150^{\circ}\text{C}$ )  |          | 3<br>(12) | 6<br>(50)  | μΑ   |
| Icc(active)   | Supply current (VCC), Active mode            | Active mode, VS = 16 V,<br>OUT1/2 = floating   |          | 3.3       | 8          | mA   |
| I(stdby)      | Total Standby mode supply current (Is + Icc) | Standby mode,<br>VS = 16 V, T <sub>J</sub> < 85°C,<br>CSB = VCC, OUT1/2 = floating   |          | 8         | 18         | μΑ   |
| OVERVOLTAGE A | ND UNDERVOLTAGE DETECTION                    |  |          |           |            |      |
| Vuv_vs(on)    | VO Hadan alta sa data tia a                  | VS increasing  | 5.6      |           | 6.2        | V    |
| Vuv_vs(off)   | VS Undervoltage detection                    | VS decreasing  | 5.2      |           | 5.8        | ٧    |
| Vuv_vs(hys)   | VS Undervoltage hysteresis                   | Vuv_vs(on) - Vuv_vs(off)   |          | 0.65      |            | ٧    |
| Vov_vs(off)   | VC Organisalta and detection                 | VS increasing  | 20       |           | 24.5       | ٧    |
| Vov_vs(on)    | VS Overvoltage detection                     | VS decreasing  | 18       |           | 23.5       | ٧    |
| Vov_vs(hys)   | VS Overvoltage hysteresis                    | Vov_vs(off) - Vov_vs(on)   |          | 2         |            | ٧    |
| Vuv_vcc(off)  | VCC Undervoltage detection                   | VCC increasing   |          |           | 2.9        | V    |
| Vuv_vcc(on)   | - VCC Ondervoltage detection                 | VCC decreasing   | 2        |           |            | V    |
| Vuv_vcc(hys)  | VCC Undervoltage hysteresis                  | Vuv_vcc(off) - Vuv_vcc(on)   |          | 0.11      |            | ٧    |
| td_uvov       | VS Undervoltage / Overvoltage filter time    | Time to set the power supply fail bit UOV_OC in the Global Status Byte   | 6        |           | 100        | μs   |
| CHARGE PUMP O | UTPUT CHP                                    |  |          |           |            |      |
| Vchp8         | Chargepump Output Voltage                    | Vs = 8 V, Ichp = -60 μA  | Vs + 6   | Vs + 9    | Vs + 13    | V    |
| Vchp10        | Chargepump Output Voltage                    | Vs = 10 V, Ichp = -80 μA   | Vs + 8   | Vs + 11   | Vs + 13    | ٧    |
| Vchp12        | Chargepump Output Voltage                    | VS > 12 V, Ichp = -100 μA  | Vs + 9.5 | Vs + 11   | Vs + 13    | V    |
| Ichp          | Chargepump Output current                    | VS = 13.5 V, Vchp = Vs + 10 V  | -750     |           | -95        | μΑ   |

### **ELECTRICAL CHARACTERISTICS**

 $4.5~V < Vcc < 5.25~V,~8~V < Vs < 18~V,~-40^{\circ}C < Tj < 150^{\circ}C;$  unless otherwise noted.

| Symbol               | Parameter   | Test Conditions  | Min            | Тур   | Max           | Unit                     |
|----------------------|---|--|----------------|-------|---------------|--------------------------|
| DOOR LOCK OUTP       | UTS OUT1, OUT2  |  |                |       |               |                          |
| _                    |   | T <sub>J</sub> = 25°C, lout1,2 = ± 3 A   |                | 0.15  |               | Ω                        |
| Ron_out1,2           | On-resistance HS or LS  | T <sub>J</sub> = 125°C, lout1,2 = ± 3 A  |                |       | 0.3           | Ω                        |
| loc1,2_hs            | Overcurrent threshold HS  | T <sub>J</sub> > 0°C   | -10            |       | -6            | Α                        |
| loc1,2_hs_ct         | Overcurrent threshold HS  | $T_{J} \leq 0^{\circ}C$  | -10            |       | -5.75         | Α                        |
| loc1,2_ls            | Overcurrent threshold LS  |  | 6              |       | 10            | Α                        |
| Vlim1,2              | Vds voltage limitation HS or LS   |  | 2              |       | 3             | V                        |
| luld1,2_hs           | Underload detection threshold HS  |  | -300           |       | -60           | mA                       |
| luld1,2_ls           | Underload detection threshold LS  |  | 60             |       | 300           | mA                       |
| td_HS1,2(on)         | Output delay time, HS Driver on   | Time from CSB going high to  |                | 1.3   | 3             | μs                       |
| td_HS1,2(off)        | Output delay time, HS Driver off  | V(OUT1,2) = 0.9·Vs / 0.1·Vs<br>(on/off)  |                | 1.5   | 3             | μs                       |
| td_LS1,2(on)         | Output delay time, LS Driver on   | Time from CSB going high to  |                | 1     | 3             | μs                       |
| td_LS1,2(off)        | Output delay time, LS Driver off  | V(OUT1,2) = 0.1·Vs / 0.9·Vs<br>(on/off)  |                | 1.5   | 3             | μs                       |
| tdLH1,2              | Cross conduction protection time, low-to-<br>high transition including LS slew-rate |  |                | 2     | 7             | μs                       |
| tdHL1,2              | Cross conduction protection time, high-<br>to-low transition including HS slew-rate |  |                | 5.5   | 7             | μs                       |
| lleak_act_hs1,2      | Output HS leakage current, Active mode  | V(OUT1,2) = 0 V  | -40            | -17   |               | μΑ                       |
| lleak_act_ls1,2      | Output pull-down current, Active mode   | V(OUT1,2) = VS   |                | 150   | 210           | μΑ                       |
| Ileak_stdby_hs1,2    | Output HS leakage current, Standby mode   | V(OUT1,2) = 0 V  | -5             |       |               | μΑ                       |
| lleak_stdby_ls1,2    | Output pull-down current, Standby mode  | $ \begin{array}{l} V(\text{OUT1,2}) = \text{VS, Tj} \geq 25^{\circ}\text{C} \\ V(\text{OUT1,2}) = \text{VS, Tj} < 25^{\circ}\text{C} \end{array} $ |                | 60    | 120<br>175    | μ <b>Α</b><br>μ <b>Α</b> |
| td_uld1,2            | Underload blanking delay  |  | 430            |       | 3000          | μS                       |
| td_old1,2            | Overload shutdown blanking delay  |  | 5              |       | 8             | μs                       |
| frec1,2L             | Recovery frequency, slow recovery mode  | CONTROL_3.OCRF = 0   |                | 7.4   |               | kHz                      |
| frec1,2H             | Recovery frequency, fast recovery mode  | CONTROL_3.OCRF = 1   |                | 14.9  |               | kHz                      |
| dVout1,2             | Slew rate of HS driver  | Vs = 13.5 V, Rload = 4 $\Omega$ to GND   | 9              | 20    | 30            | V/μs                     |
| CURRENT SENSE N      | MONITOR OUTPUT ISOUT/PWM2   |  |                |       |               |                          |
| Vis                  | Current Sense output functional voltage range                                       | VCC = 5 V, Vs = 8-20 V   | 0              |       | Vcc -<br>0.5  | ٧                        |
| Kis (Note 5)         | Current Sense output ratio OUT1/2   | K = lout / lis,<br>0 V ≤ Vis ≤ 4.5 V, Vcc = 5 V  |                | 13400 |               |                          |
| lis,acc (Notes 6, 7) | Current Sense output accuracy OUT1/2  | 0.3 V ≤ Vis ≤ 4.5 V, Vcc = 5 V<br>lout1/2 = 0.5–5.9 A  | -7% -<br>4% FS |       | 7% +<br>4% FS |                          |
|                      |   | CONTROL_2.OUTx_PWM = 0   | 50             |       | 65            |                          |
| tis_blank            | Current Sense blanking time   | CONTROL_2.OUTx_PWM = 1   | 5              |       | 10            | μs                       |
| tis                  | Current Sense settling time   | 0 V to FSR (full scale range)  |                | 230   | 265           | μS                       |

- 5. Kis trimmed at  $150^{\circ}$ C at higher value of spec range to be more centered over temp range.
- 6. Current sense output accuracy = Isout-Isout\_ideal relative to Isout\_ideal 7. FS (Full scale) = Ioutmax/Kis

# **ELECTRICAL CHARACTERISTICS**

4.5 V < Vcc < 5.25 V, 8 V < Vs < 18 V,  $-40^{\circ}C$  < Tj <  $150^{\circ}C;$  unless otherwise noted.

| Symbol           | Parameter Test Conditions                           |   | Min     | Тур  | Max     | Unit |
|------------------|---|---|---------|------|---------|------|
| DIGITAL INPUTS C | SB, SCLK, PWM1/2, SI                                |   |         |      | •       |      |
| Vinl             | Input low level                                     | Vcc = 5 V   |         |      | 0.3·Vcc | V    |
| Vinh             | Input high level                                    |   | 0.7·Vcc |      |         | V    |
| Vin_hyst         | Input hysteresis                                    |   | 500     |      |         | mV   |
| Rcsb_pu          | CSB pull-up resistor                                | Vcc = 5 V,<br>0 V < Vcsb < 0.7·Vcc  | 30      | 120  | 250     | kΩ   |
| Rsclk_pd         | SCLK pull-down resistor                             | Vcc = 5 V,<br>Vsclk = 1.5 V   | 30      | 60   | 220     | kΩ   |
| Rsi_pd           | SI pull-down resistor                               | Vcc = 5 V,<br>Vsi = 1.5 V   | 30      | 60   | 220     | kΩ   |
| Rpwm1_pd         | PWM1 pull-down resistor                             | Vcc = 5 V<br>Vpwm1 = 1.5 V  | 30      | 60   | 220     | kΩ   |
| Rpwm2_pd         | PWM2 pull-down resistor                             | Vcc = 5 V,<br>Vpwm2 = 1.5 V,<br>current sense disabled                                      | 30      | 60   | 220     | kΩ   |
| lleak_isout      | Output leakage current                              | Vpwm2 = 0 V,<br>current sense enabled   | -1      |      | 1       | μΑ   |
| Ccsb/sclk/pwm1/2 | Pin capacitance                                     | 0 V < Vcc < 5.25 V (Note 8)   |         |      | 10      | pF   |
| DIGITAL INPUTS C | SB, SCLK, SI; TIMING                                |   |         |      |         |      |
| tsclk            | Clock period  | Vcc = 5 V   |         | 1000 |         | ns   |
| tsclk_h          | Clock high time                                     |   | 115     |      |         | ns   |
| tsclk_l          | Clock low time                                      |   | 115     |      |         | ns   |
| tset_csb         | CSB setup time, CSB low before rising edge of SCLK  |   | 400     |      |         | ns   |
| tset_sclk        | SCLK setup time, SCLK low before rising edge of CSB |   | 400     |      |         | ns   |
| tset_si          | SI setup time                                       |   | 200     |      |         | ns   |
| thold_si         | SI hold time  |   | 200     |      |         | ns   |
| tr_in            | Rise time of input signal SI, SCLK, CSB             |   |         |      | 100     | ns   |
| tf_in            | Fall time of input signal SI, SCLK, CSB             |   |         |      | 100     | ns   |
| tcsb_hi_stdby    | Minimum CSB high time, switching from Standby mode  | Transfer of SPI–command to input register, valid before tsact mode transition delay expires |         | 5    | 10      | μs   |
| tcsb_hi_min      | Minimum CSB high time, Active mode                  |   |         | 2    | 4       | μS   |

<sup>8.</sup> Values based on design and/or characterization.

# **ELECTRICAL CHARACTERISTICS**

 $4.5 \text{ V} < \text{Vcc} < 5.25 \text{ V}, 8 \text{ V} < \text{Vs} < 18 \text{ V}, -40^{\circ}\text{C} < \text{Tj} < 150^{\circ}\text{C}$ ; unless otherwise noted.

| Symbol         | Parameter                                   | Test Conditions                                       |         | Тур | Max     | Unit |
|----------------|---|---|---------|-----|---------|------|
| IGITAL OUTPUT  | so  | •   | •       |     | •       |      |
| Vsol           | Output low level                            | Iso = 5 mA  |         |     | 0.2·Vcc | V    |
| Vsoh           | Output high level                           | Iso = -5 mA   | 0.8·Vcc |     |         | V    |
| lleak_so       | Tristate leakage current                    | Vcsb = Vcc,<br>0 V < Vso < Vcc                        | -10     |     | 10      | μΑ   |
| Cso            | Tristate input capacitance                  | Vcsb = Vcc,<br>0 V < Vcc < 5.25 V (Note 9)            |         |     | 10      | pF   |
| DIGITAL OUTPUT | SO; TIMING                                  |   |         |     | •       |      |
| tr_so          | SO rise time                                | Cso = 100 pF  |         | 80  | 140     | ns   |
| tf_so          | SO fall time                                | Cso = 100 pF  |         | 50  | 100     | ns   |
| ten_so_tril    | SO enable time from tristate to low level   | Cso = 100 pF, Iload = 1 mA,<br>pull-up load to VCC    |         | 100 | 250     | ns   |
| tdis_so_ltri   | SO disable time from low level to tristate  | Cso = 100 pF, Iload = 4 mA,<br>pull-up load to VCC    |         | 380 | 450     | ns   |
| ten_so_trih    | SO enable time from tristate to high level  | Cso = 100 pF, lload = -1 mA,<br>pull-down load to GND |         | 100 | 250     | ns   |
| tdis_so_htri   | SO disable time from high level to tristate | Cso = 100 pF, lload = -4 mA,<br>pull-down load to GND |         | 380 | 450     | ns   |
| td_so          | SO delay time                               | Vso < 0.3·Vcc, or Vso > 0.7·Vcc,<br>Cso = 100 pF      |         | 50  | 250     | ns   |

9. Values based on design and/or characterization.




Figure 4. SPI Signals Timing Parameters

| Symbol        | Parameter   | Parameter Test Conditions   |     | Тур | Max | Unit |
|---------------|---|---|-----|-----|-----|------|
| HERMAL PROTE  | CTION   |   |     |     |     |      |
| Tjtw_on       | Temperature warning threshold   | Junction temperature  | 140 |     | 160 | °C   |
| Tjtw_hys      | Thermal warning hysteresis  |   |     | 5   |     | °C   |
| Tjsd_on       | Thermal shutdown threshold, T <sub>J</sub> increasing                 | Junction temperature  | 160 |     | 180 | °C   |
| Tjsd_off      | Thermal shutdown threshold, T <sub>J</sub> decreasing                 | Junction temperature  | 160 |     |     | °C   |
| Tjsd_hys      | Thermal shutdown hysteresis   |   |     | 5   |     | °C   |
| Tjsdtw_delta  | Temperature difference between warning and shutdown threshold         |   |     | 20  |     | °C   |
| td_tx         | Filter time for thermal warning and shutdown                          | TW / TSD Global Status bits   | 10  |     | 100 | μs   |
| PERATING MODI | ES TIMING   |   |     |     |     |      |
| tact          | Time delay for mode change from<br>Unpowered mode into Standby mode   | SPI communication ready after VCC reached Vuv_vcc(off) threshold                      |     |     | 30  | μS   |
| tsact         | Time delay for mode change from<br>Standby mode into Active mode      | Time until output drivers are enabled after CSB going to high and CONTROL_0.MODE = 1  |     | 190 | 360 | μs   |
| tacts         | Time delay for mode change from Active mode into Standby mode via SPI | Time until output drivers are disabled after CSB going to high and CONTROL_0.MODE = 0 |     |     | 8   | μs   |

#### **DETAILED OPERATING AND PIN DESCRIPTION**

#### General

The NCV7710 provides two half-bridge drivers. Strict adherence to integrated circuit die temperature is necessary, with a static maximum die temperature of 150°C. Output drive control and fault reporting are handled via the SPI (Serial Peripheral Interface) port. A SPI-controlled mode control provides a low quiescent sleep current mode when the device is not being utilized. A pull down is provided on the SI and SCLK inputs to ensure they default to a low state in the event of a severed input signal. A pull-up is provided on the CSB input disabling SPI communication in the event of an open CSB input.

# **Supply Concept**

#### Power Supply Scheme - VS and VCC

The Vs power supply voltage is used to supply the half bridges and the high-side drivers. An all-internal chargepump is implemented to provide the gate-drive voltage for the n-channel type high-side transistors. The VCC voltage is used to supply the logic section of the IC, including the SPI interface.

Due to the independent logic supply voltage the control and status information will not be lost in case of a loss of Vs supply voltage. The device is designed to operate inside the specified parametric limits if the VCC supply voltage is within the specified voltage range (4.5 V to 5.25 V). Between the operational level and the VCC undervoltage threshold level (Vuv\_VCC) it is guaranteed that the device remains in a safe functional state without any inadvertent change to logic information.

# **Device / Module Ground Concept**

The heat slug is not hard-connected to internal GND rail. It has to be connected externally.

# Power Up/Down Control

In order to prevent uncontrolled operation of the device during power/up down, an undervoltage lockout feature is implemented. Both supply voltages (VCC and Vs) are monitored for undervoltage conditions supporting a safe power-up transition. When Vs drops below the undervoltage threshold Vuv\_vs(off) (Vs undervoltage threshold) both output stages are switched to high-impedance state and the global status bit UOV\_OC is set. This bit is a multi information bit in the Global Status Byte which is set in case of overcurrent, Vs over- and undervoltage. In case of undervoltage the status bit STATUS\_2.VSUV is set, too.

Bit CONTROL\_3.OVUVR (Vs under-/overvoltage recovery behavior) can be used to select the desired recovery behavior after a Vs under-voltage event. In case of OVUVR = 0, both output stages return to their programmed state as soon as Vs recovers back to its normal operating range. If OVUVR is set, the automatic recovery function is disabled thus the output stages will remain in high-impedance

condition until the status bits have been cleared by the microcontroller. To avoid high current oscillations in case of output short to GND and low Vs voltage conditions, it is recommended to disable the Vs-auto-recovery by setting OVUVR = 1.

# Chargepump

In Standby mode, the chargepump is disabled. After enabling the device by setting bit CONTROL\_0.MODE to active (1), the internal oscillator is started and the voltage at the CHP output pin begins to increase. The output drivers are enabled after a delay of tsact once MODE was set to active.

### **Driver Outputs**

### **Output PWM Control**

For both-half bridge outputs the device features the possibility to logically combine the SPI-setting with a PWM signal that can be provided to the inputs PWM1 and ISOUT/PWM2, respectively. Each of the outputs has a fixed PWM signal assigned which is shown in Table 1. The PWM modulation is enabled by the respective bits in the control registers (CONTROL\_2.OUTx\_PWMx). In case of using pin ISOUT/PWM2, the application design has to take care of either disabling the current sense feature or to provide sufficient overdrive capability to maintain proper logic input levels for the PWM input. To improve power performances, fast PWMing up to 30 kHz is foreseen.

By setting PWM\_SWAP bit in the configurations register CONFIG it is possible to map both outputs to PWM1.

This is useful if PWM control and current sensing is required at OUT1 and OUT2.

**Table 1. PWM CONTROL SCHEME** 

|        | PWM Control Input   |                     |  |  |  |  |
|--------|---------------------|---------------------|--|--|--|--|
| Output | CONFIG.PWM_SWAP = 0 | CONFIG.PWM_SWAP = 1 |  |  |  |  |
| OUT1   | PWM1                | PWM1                |  |  |  |  |
| OUT2   | PWM2                | PWM1                |  |  |  |  |

In case of using pin ISOUT/PWM2, the application design can decide:

- To control all PWM via PWM1 by setting bit CONFIG.PWM\_SWAP to 1
- or to disable the current sense feature
- or to provide sufficient overdrive capability to maintain proper logic input levels for the PWM input

Due to the used external network connected between microcontroller and ISOUT/PWM2 pin, the digital input signal cannot be guaranteed to be a clean digital high or low level when the current output ISOUT is activated. During Current sense the PWM2 digital input stays functional (the input to the digital is not gated), but the internal pull down on PWM2 is disabled when CS is activated.

Table 2. OUT1/2 CONTROL AND FREEWHEELING SELECTION

| CONTROL_2      | PWM input pin | CONTI   | ROL_0   | Output pin state |
|----------------|---------------|---------|---------|------------------|
| OUTx_PWM1/2    | PWM1/2        | OUTx_HS | OUTx_LS | OUTx             |
|                |               | 0       | 0       | High Impedance   |
| 0              | X             | 0       | 1       | L                |
| (PWM disabled) | <b>X</b>      | 1       | 0       | Н                |
|                |               | 1       | 1       | High Impedance   |
|                |               | 0       | 0       |                  |
|                | 0             | 0       | 1       | High Impedance   |
|                |               | 1       | 0       |                  |
| 1              |               | 1       | 1       | L                |
| (PWM enabled)  |               | 0       | 0       | High Impedance   |
|                | 1             | 0       | 1       | L                |
|                | 1             | 1       | 0       | Н                |
|                |               | 1       | 1       | Н                |

# Programmable Soft-start Function to Drive Loads with Inrush Current Behavior

Loads with startup currents higher than the overcurrent limits (e.g. block current of motors) can be driven using the programmable soft–start function (Overcurrent auto–recovery mode). Each output driver provides a corresponding overcurrent recovery bit (CONTROL\_2.OCRx) to control the output behavior in case of a detected overcurrent event. If auto–recovery is enabled, the device automatically re–enables the output after a programmable recovery time. For both half–bridge outputs, the recovery frequency can be selected via SPI. It is recommended to only enable auto–recovery for a minimum amount of time to drive the connected load into a steady state condition. After turning off the auto–recovery function, the respective channel is automatically disabled if the overload condition still persists.

## **Inductive Loads**

Each half bridge (OUT1/2) is built by internally connected low-side and high-side N-MOS transistors. Due to the built-in body diodes of the output transistors, inductive loads can be driven at the outputs without external free-wheeling diodes.

### **Current Sensing**

# Current Sense Output / PWM2 Input (bidirectional pin ISOUT/PWM2)

The current sense output allows a more precise analysis of the actual state of the load rather than the basic detection of an under– or overload condition. The sense output provides an image of the actual load current at the selected high side driver transistor. The current monitor function is available for both high current half–bridge outputs (OUT1/2).

The current sense ratio is fixed to 1/13400. To prevent from false readouts, the signal at pin ISOUT is blanked after switching on the driver until correct settlement of the circuitry (max. 65  $\mu$ s). Bits CONTROL\_3.IS[2:0] are used

to select the output to be multiplexed to the current sense output.

If the current sense feature is used in combination with PWM control, the device will change the slew rate of the output signal to a faster slope. Also the blanking time is shortened to  $5-10 \, \mu s$ .

The NCV7710 provides a sample-and-hold functionality for the current sense output to enable precise and simple load current diagnostics even during PWM operation of the respective output. While in active high-side output state, the current provided at ISOUT reflects a (low-pass-filtered) image of the actual output current, the IS-output current is sampled and held constant as soon as the HS output transistor is commanded off via PWM (low-side or high-impedant). In case no previous current information is available in the Sample-and-hold stage (current sense channel changed while actual channel is commanded off) the sample stage is reset so that it reflects zero output current.

# **Diagnostic Functions**

All diagnostic functions (overcurrent, underload, power supply monitoring, thermal warning and thermal shutdown) are internally filtered. The failure condition has to be valid for the minimum specified filtering time (td old, td uld, td uvov and td tx) before the corresponding status bit in the status register is set. The filter function is used to improve the noise immunity of the device. The undercurrent and temperature warning functions are intended for information purpose and do not affect the state of the output drivers. An overcurrent condition disables the corresponding output driver while a thermal shutdown event disables all outputs into high impedance state. Depending on the setting of the overcurrent recovery bits in the input register, the driver can either perform an auto-retry or remain latched off until the microcontroller clears the corresponding status bits. Overtemperature shutdown is latch-off only, without auto-retry functionality.

#### Overvoltage / Undervoltage Shutdown

If the supply voltage Vs rises above the switch off voltage Vov\_vs(off) or falls below Vuv\_vs(off), all output transistors are switched to high-impedance state and the global status bit UOV\_OC (multi information) is set. The status flag STATUS\_2.VSOV, resp. STATUS\_2.VSUV is set, too, to log the over-/under-voltage event. The bit CONTROL\_3.OVUVR can be used to determine the recovery behavior once the Vs supply voltage gets back into the specified nominal operating range. OVUVR = 0 enables auto-recovery, with OVUVR = 1 the output stages remain in high impedance condition until the status flags have been cleared. Once set, STATUS2.VSOV / VSUV can only be reset by a read&clear access to the status register STATUS 2.

# Thermal Warning and Overtemperature Shutdown

The device provides a dual-stage overtemperature protection. If the junction temperature rises above Tjtw\_on, a temperature warning flag (TW) is set in the Global Status Byte and can be read via SPI. The control software can then react onto this overload condition by a controlled disable of individual outputs. If however the junction temperature reaches the second threshold Tjsd\_on, the thermal shutdown bit TSD is set in the Global Status Byte and all output stages are switched into high impedance state to protect the device. The minimum shutdown delay for overtemperature is td\_tx. The output channels can be re-enabled after the device cooled down and the TSD flag has been reset by the microcontroller by setting CONTROL\_0.MODE = 0.

#### **OpenIoad (UnderIoad) Detection**

The openload detection monitors the load current in the output stage while the transistor is active. If the load current is below the openload detection threshold for at least td\_uld, the corresponding bit (ULDx) is set in the status registers STATUS\_1. The status of the output remains unchanged. Once set, ULDx remains set regardless of the actual load condition. It has to be reset by a read&write access to the corresponding status register.

### **Overload Detection**

An overcurrent condition is indicated by the flag (UOV\_OC) in the Global Status Byte after a filter time of at least td\_old. The channel dependent overcurrent flags are set in the status registers (STATUS\_0.OCx) and the corresponding driver is switched into high impedance state to protect the device. Each low-side and high-side driver stage provides its own overcurrent flag. Resetting this overcurrent flag automatically re-enables the respective output (provided it is still enabled thru the Control register). If the over current recovery function is enabled, the internal chip logic automatically resets the overcurrent flag after a fixed delay time, generating a PWM modulated current with a programmable duty cycle. Otherwise the status bits have to be cleared by the microcontroller by a read&clear access to the corresponding status register.

#### **Cross-current Protection**

The half-bridges are protected against cross-currents by internal circuitry. If one driver is turned off (LS or HS), the activation of the other driver of the same output will be automatically delayed by the cross current protection mechanism until the active driver is safely turned off.

#### **Mode Control**

#### Wake-up and Mode Control

Two different modes are available:

- Active mode
- Standby mode

After power-up of VCC the device starts in Standby mode. Pulling the chip-select signal CSB to low level causes the device to change into Active mode (analog part active).

After at least 10  $\mu s$  delay, the first SPI communication is valid and bit CONTROL\_0.MODE can be used to set the desired mode of operation. If bit MODE remains reset (0), the device returns to the Standby mode after an internal delay of max. 8  $\mu s$ , clearing all register content and setting all output stages into high impedance state.




Figure 5. Mode Transitions Diagram




Figure 6. Mode Timing Diagram

#### **SPI Control**

### **General Description**

The 4-wire SPI interface establishes a full duplex synchronous serial communication link between the NCV7710 and the application's microcontroller. The NCV7710 always operates in slave mode whereas the controller provides the master function. A SPI access is performed by applying an active-low slave select signal at CSB. SI is the data input, SO the data output. The SPI master provides the clock to the NCV7710 via the SCLK input. The digital input data is sampled at the rising edge at SCLK. The data output SO is in high impedance state (tri-state) when CSB is high. To readout the global error flag without sending a complete SPI frame, SO indicates the corresponding value as soon as CSB is set to active. With the first rising edge at SCLK after the high-to-low transition of CSB, the content

of the selected register is transferred into the output shift register.

The NCV7710 provides three control registers (CONTROL\_0/2/3), three status registers (STATUS\_0/1/2) and one general configuration register (CONFIG). Each of these register contains 16-bit data, together with the 8-bit frame header (access type, register address), the SPI frame length is therefore 24 bits. In addition to the read/write accessible registers, the NCV7710 provides five 8-bit ID registers (ID\_HEADER, ID\_VERSION, ID\_CODE1/2 and ID\_SPI-FRAME) with 8-bit data length. The content of these registers can still be read out by a 24-bit access, the data is then transferred in the MSB section of the data frame.

#### **SPI Frame Format**

Figure 7 shows the general format of the NCV7710 SPI frame.




Figure 7. SPI Frame Format

### 24-bit SPI Interface

Both 24-bit input and output data are MSB first. Each SPI-input frame consists of a command byte followed by two data bytes. The data returned on SO within the same frame always starts with the global status byte. It provides general status information about the device. It is then followed by 2 data bytes (in-frame response) which content depends on the information transmitted in the command byte. For write access cycles, the global status byte is followed by the previous content of the addressed register.

### Chip Select Bar (CSB)

CSB is the SPI input pin which controls the data transfer of the device. When CSB is high, no data transfer is possible and the output pin SO is set to high impedance. If CSB goes low, the serial data transfer is allowed and can be started. The communication ends when CSB goes high again.

## Serial Clock (SCLK)

If CSB is set to low, the communication starts with the rising edge of the SCLK input pin. At each rising edge of

SCLK, the data at the input pin Serial IN (SI) is latched. The data is shifted out thru the data output pin SO after the falling edges of SCLK. The clock SCLK must be active only within the frame time, means when CSB is low. The correct transmission is monitored by counting the number of clock pulses during the communication frame. If the number of SCLK pulses does not correspond to the frame width indicated in the SPI–frame–ID (Chip ID Register, address 3Eh) the frame will be ignored and the communication failure bit "TF" in the global status byte will be set. Due to this safety functionality, daisy chaining the SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSB signal of the connected ICs is recommended.

#### Serial Data In (SI)

During the rising edges of SCLK (CSB is low), the data is transferred into the device thru the input pin SI in a serial way. The device features a stuck-at-one detection, thus upon detection of a command = FFFFFFh, the device will be forced into the Standby mode. All output drivers are switched off.

#### Serial Data Out (SO)

The SO data output driver is activated by a logical low level at the CSB input and will go from high impedance to a low or high level depending on the global status bit, FLT (Global Error Flag). The first rising edge of the SCLK input after a high to low transition of the CSB pin will transfer the content of the selected register into the data out shift register. Each subsequent falling edge of the SCLK will shift the next bit thru SO out of the device.

### Command Byte / Global Status Byte

Each communication frame starts with a command byte (Table 3). It consists of an operation code (OP[1:0], Table 4) which specifies the type of operation (Read, Write, Read & Clear, Readout Device Information) and a six bit address (A[5:0], Table 5). If less than six address bits are required,

the remaining bits are unused but are reserved. Both Write and Read mode allow access to the internal registers of the device. A "Read & Clear"-access is used to read a status register and subsequently clear its content. The "Read Device Information" allows to read out device related information such as ID-Header, Product Code, Silicon Version and Category and the SPI-frame ID. While receiving the command byte, the global status byte is transmitted to the microcontroller. It contains global fault information for the device, as shown in Table 7.

### **ID Register**

Chip ID Information is stored in five special 8-bit ID registers (Table 6). The content can be read out at the beginning of the communication.

Table 3. COMMAND BYTE / GLOBAL STATUS BYTE STRUCTURE

|             |     | Command Byte (IN) / Global Status Byte (OUT) |            |     |    |        |     |      |
|-------------|-----|--|------------|-----|----|--------|-----|------|
| Bit         | 23  | 22   | 21         | 20  | 19 | 18     | 17  | 16   |
| NCV7710 IN  | OP1 | OP0  | <b>A</b> 5 | A4  | A3 | A2     | A1  | A0   |
| NCV7710 OUT | FLT | TF   | RESB       | TSD | TW | UOV_OC | ULD | NRDY |
| Reset Value | 1   | 0  | 0          | 0   | 0  | 0      | 0   | 1    |

Table 4. COMMAND BYTE, ACCESS MODE

| OP1 | OP0                | Description                |
|-----|--------------------|----------------------------|
| 0   | 0 Write Access (W) |                            |
| 0   | 1                  | Read Access (R)            |
| 1   | 0                  | Read and Clear Access (RC) |
| 1   | 1                  | Read Device ID (RDID)      |

Table 5. COMMAND BYTE, REGISTER ADDRESS

| A[5:0] | Access | Description                      | Content                                      |
|--------|--------|----------------------------------|--|
| 00h    | R/W    | Control Register<br>CONTROL_0    | Device mode control, Bridge outputs control  |
| 02h    | R/W    | Control Register<br>CONTROL_2    | Bridge outputs recovery control, PWM enable  |
| 03h    | R/W    | Control Register<br>CONTROL_3    | Current Sense selection                      |
| 10h    | R/RC   | Status Register<br>STATUS_0      | Bridge outputs Overcurrent diagnosis         |
| 11h    | R/RC   | Status Register<br>STATUS_1      | Bridge outputs Underload diagnosis           |
| 12h    | R/RC   | Status Register<br>STATUS_2      | Vs Over– and Undervoltage                    |
| 3Fh    | R/W    | Configuration Register<br>CONFIG | Mask bits for global fault bits, PWM mapping |

# **Table 6. CHIP ID INFORMATION**

| A[5:0] | Access | Description    | Content |
|--------|--------|----------------|---------|
| 00h    | RDID   | ID header      | 4300h   |
| 01h    | RDID   | Version        | 0000h   |
| 02h    | RDID   | Product Code 1 | 7700h   |
| 03h    | RDID   | Product Code 2 | 0A00h   |
| 3Eh    | RDID   | SPI-Frame ID   | 0200h   |

# **Table 7. GLOBAL STATUS BYTE CONTENT**

| FLT       |                     | Global Fault Bit   |  |  |  |  |  |  |
|-----------|---------------------|--|--|--|--|--|--|--|
| 0         | No fault Condition  | Failures of the Global Status Byte, bits [6:0] are always linked to the Global Fault Bit FLT. This bit is generated by an OR combination of all failure bits of the device (RESB inverted). It is reflected via the SO pin while CSB is held low and NO clock signal is present (before first positive edge of   |  |  |  |  |  |  |
| 1         | Fault Condition     | SCLK). The flag will remain valid as long as CSB is held low. This operation does not cause Transmission error Flag in the Global Status Byte to be set. Signals TW and ULD can be made as the control of |  |  |  |  |  |  |
| TF        |                     | SPI Transmission Error   |  |  |  |  |  |  |
| 0         | No Error            | If the number of clock pulses within the previous frame was unequal 0 (FLT polling) or 24. The   |  |  |  |  |  |  |
| 1         | Error               | frame was ignored and this flag was set.   |  |  |  |  |  |  |
| RESB      |                     | Reset Bar (Active low)   |  |  |  |  |  |  |
| 0         | Reset               | Bit is set to "0" after a Power-on-Reset or a stuck-at-1 fault at SI (SPI-input data = FFFFFFh)  |  |  |  |  |  |  |
| 1         | Normal Operation    | has been detected. All outputs are disabled.   |  |  |  |  |  |  |
| TSD       |                     | Overtemperature Shutdown   |  |  |  |  |  |  |
| 0         | No Thermal Shutdown | Thermal Shutdown Status indication. In case of a Thermal Shutdown, all output drivers including  |  |  |  |  |  |  |
| 1         | Thermal Shutdown    | the charge pump output are deactivated (high impedance). The TSD bit has to be cleared thru a SW reset to reactivate the output drivers and the chargepump output.   |  |  |  |  |  |  |
| TW        |                     | Thermal Warning  |  |  |  |  |  |  |
| 0         | No Thermal Warning  | This bit indicates a pre-warning level of the junction temperature. It is maskable by the  |  |  |  |  |  |  |
| 1         | Thermal Warning     | Configuration Register (CONFIG.NO_TW).   |  |  |  |  |  |  |
| UOV_OC    | 1                   | VS Monitoring, Overcurrent Status  |  |  |  |  |  |  |
| 0         | No Fault            | This bit represents a logical OR combination of under-/overvoltage signals (VS) and overcurrent  |  |  |  |  |  |  |
| 1         | Fault               | signals.   |  |  |  |  |  |  |
| ULD       |                     | Underload  |  |  |  |  |  |  |
| 0         | No Underload        |  |  |  |  |  |  |  |
| 1         | Underload           | This bit represents a logical OR combination of all underload signals. It is maskable by the Configuration Register (CONFIG.NO_ULDx).  |  |  |  |  |  |  |
|           |                     | Not Ready  |  |  |  |  |  |  |
| NBUA      |                     | Not ricady   |  |  |  |  |  |  |
| NRDY<br>0 | Device Ready        | After transition from Standby to Active mode, an internal timer is started to allow the internal   |  |  |  |  |  |  |

# **SPI REGISTERS CONTENT**

# CONTROL\_0 Register Address: 00h

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9  | D8  | D7  | D6  | D5 | D4 | D3 | D2 | D1 | D0   |
|-------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|----|----|----|----|------|
| Access type | -   | -   | _   | _   | -   | -   | RW  | RW  | RW  | RW  | -  | -  | -  | ı  | 1  | RW   |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | HS1 | LS1 | HS2 | LS2 | 0  | 0  | 0  | 0  | 0  | MODE |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0    |

|                  | HSx | LSx |         | Description                                      | Remark   |  |  |  |  |
|------------------|-----|-----|---------|--|--|--|--|--|--|
|                  | 0   | 0   | default | OUTx High impedance                              | If a driver is enabled by the control register AND the   |  |  |  |  |
| HS/LS<br>Outputs | 0   | 1   |         | LSx enabled                                      | corresponding PWM enable bit is set in CONTROL_2 register, the HS output is activated if PWM1 (PWM2) |  |  |  |  |
| Control          | 1   | 0   |         | HSx enabled                                      | input signal is high, LS is activated otherwise. Since OUT1 and OUT2 are half-bridge outputs.        |  |  |  |  |
|                  | 1   | 1   |         | OUTx High impedance /<br>LS or HS enabled in PWM | activating both HS and LS at the same time is prevented by internal logic.                           |  |  |  |  |

|                 | MODE |         | Description | Remark   |
|-----------------|------|---------|-------------|--|
| Mode<br>Control | 0    | default | Standby     | If MODE is set, the device is switched to Active mode. Resetting MODE forces the device to transition into   |
|                 | 1    |         | Active      | Standby mode, all internal memory is cleared, all output stages are switched into their default state (off). |

# CONTROL\_2 Register Address: 02h

| Bit         | D15 | D14 | D13 | D12  | D11  | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3           | D2 | D1 | D0 |
|-------------|-----|-----|-----|------|------|-----|----|----|----|----|----|----|--------------|----|----|----|
| Access type | -   | -   | -   | RW   | RW   | 1   | -  | -  | -  | -  | 1  | RW | RW           | -  | 1  | 1  |
| Bit name    | 0   | 0   | 0   | OCR1 | OCR2 | 0   | 0  | 0  | 0  | 0  |    |    | OUT2<br>PWM2 | 0  | 0  | 0  |
| Reset value | 0   | 0   | 0   | 0    | 0    | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0            | 0  | 0  | 0  |

|                         | OCRx |         | Description                   | Remark   |
|-------------------------|------|---------|-------------------------------|--|
| Overcurrent<br>Recovery | 0    | default | Overcurrent Recovery disabled | During an overcurrent event the overcurrent status bit STATUS_0.OCx is set and the dedicated output is switched off. (The global multi bit UOV_OC is set, also). |
|                         | 1    |         | Overcurrent Recovery enabled  | When the overcurrent recovery bit is enabled, the output will be reactivated automatically after a programmable delay time (CONTROL_3.OCRF).                     |

|                     | OUTx PWM |         | Description       | Remark  |
|---------------------|----------|---------|-------------------|---|
| PWM1/2<br>Selection | 0        | default | PWMx not selected | For the outputs it is possible to select the PWM input pins PWM1 or PWM2. In this case the dedicated output (selected in CONTROL_0 register) is on if the PWM input signal is high. By default, OUT2 is controlled by PWM2. |
|                     | 1        |         | PWMx selected     | OUT1 is controlled by PWM1. By setting CONFIG.PWM_SWAP bit, both outputs are mapped to PWM1   |

# CONTROL\_3 Register Address: 03h

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5   | D4    | D3 | D2  | D1  | D0  |
|-------------|-----|-----|-----|-----|-----|-----|----|----|----|----|------|-------|----|-----|-----|-----|
| Access type | -   | -   | _   | -   | -   | -   | _  | _  | -  | -  | RW   | RW    | -  | RW  | RW  | RW  |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | OCRF | OVUVR | 0  | IS2 | IS1 | IS0 |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0    | 0     | 0  | 0   | 0   | 0   |

|                                      | OCRF |         | Description                    | Remark   |  |  |  |  |
|--------------------------------------|------|---------|--------------------------------|--|--|--|--|--|
| Overcurrent<br>Recovery<br>Frequency | 0    | default | Slow Overcurrent recovery mode | If the overcurrent recovery bit is set, the output will be |  |  |  |  |
| Selection                            | 1    |         | Fast Overcurrent recovery mode | switched on automatically after a delay time.              |  |  |  |  |

|                         | OVUVR |         | Description                                      | Remark   |  |  |  |
|-------------------------|-------|---------|--|--|--|--|--|
| Over-/Under-<br>voltage | 0     | default | Over- and undervoltage recovery function enabled | If the OV/UV recovery is disabled by setting OVUVR=1, the status register STATUS_2 bits VSOV |  |  |  |
| Recovery                | 1     |         | No over– and undervoltage recovery               | or VSUV have to be cleared after an $O\overline{V}/UV$ event to reactivate the outputs.      |  |  |  |

|           | IS2 | IS1 | IS0 | Description                 | Remark  |
|-----------|-----|-----|-----|-----------------------------|---|
|           | 0   | 0   | 0   | current sensing deactivated |   |
|           | 0   | 0   | 1   | current sensing deactivated |   |
| Current   | 0   | 1   | 0   | current sensing deactivated | The current in high-side power stages can be monitored at the bidirectional multifunctional pin                 |
| Sensing   | 0   | 1   | 1   | OUT1                        | ISOUT/PWM2.   |
| Selection | 1   | 0   | 0   | OUT2                        | This pin is a multifunctional pin and can be activated as output by setting the current selection bits IS[2:0]. |
|           | 1   | 0   | 1   | current sensing deactivated | The selected high-side output will be multiplexed to the output ISOUT.  |
|           | 1   | 1   | 0   | current sensing deactivated |   |
|           | 1   | 1   | 1   | current sensing deactivated |   |

# STATUS\_0 Register Address: 10h

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9        | D8        | D7        | D6        | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------|-----|-----|-----|-----|-----|-----|-----------|-----------|-----------|-----------|----|----|----|----|----|----|
| Access type | -   | -   | -   | -   | -   | -   | R/RC      | R/RC      | R/RC      | R/RC      | 1  | 1  | -  | -  | 1  | -  |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | OC<br>HS1 | OC<br>LS1 | OC<br>HS2 | OC<br>LS2 | 0  | 0  | 0  | 0  | 0  | 0  |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0         | 0         | 0         | 0         | 0  | 0  | 0  | 0  | 0  | 0  |

|                       | OCx | Description             | Remark   |
|-----------------------|-----|-------------------------|--|
| Overcurrent Detection | 0   | No overcurrent detected | During an overcurrent event in one of the HS or LS, the belonging overcurrent status bit STATUS_0.0Cx is set and the dedicated output is switched off. (The global multi bit UOV_OC is set, also). When the overcurrent recovery bit is enabled, the output will be reactivated automatically after a programmable |
|                       | 1   | Overcurrent detected    | delay time (CONTROL_3.OCRF). If the overcurrent recovery bit is not set the microcontroller has to clear the OC failure bit and to reactivate the output stage again.  |

# STATUS\_1 Register Address: 11h

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9         | D8         | D7         | D6         | D5 | D4 | D3 | D2 | D1 | D0 |
|-------------|-----|-----|-----|-----|-----|-----|------------|------------|------------|------------|----|----|----|----|----|----|
| Access type | -   | -   | -   | -   | -   | -   | R/RC       | R/RC       | R/RC       | R/RC       | 1  | -  | -  | -  | -  | -  |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | ULD<br>HS1 | ULD<br>LS1 | ULD<br>HS2 | ULD<br>LS2 | 0  | 0  | 0  | 0  | 0  | 0  |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0          | 0          | 0          | 0          | 0  | 0  | 0  | 0  | 0  | 0  |

|                        | ULDx | Description           | Remark  |
|------------------------|------|-----------------------|---|
| Underload<br>Detection | 0    | No underload detected | For each output stage an underload status bit ULD is available. The underload detection is done in "on-mode". If the load current is below the undercurrent detection threshold for at least td_uld , the corresponding underload bit ULDx is |
|                        | 1    | Underload detected    | set. If an ULD event occurs the global status bit ULD will be set. With setting CONFIG.NO_ULD_OUTn the global ULD failure bit is deactivated in general.  |

# STATUS\_2 Register Address: 12h

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3   | D2   | D1 | D0 |
|-------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|------|------|----|----|
| Access type | _   | -   | -   | _   | -   | -   | -  | _  | -  | -  | -  | -  | R/RC | R/RC | -  | -  |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | VSUV | VSOV | 0  | 0  |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0    | 0  | 0  |

|                 | VSUV | Description              | Remark   |
|-----------------|------|--------------------------|--|
| Vs Undervoltage | 0    | No undervoltage detected | In case of an Vs undervoltage event, the output stages will be deactivated immediately and the corresponding failure flag will be set. By default the output stages will be reactivated automatically after Vs is recovered unless |
|                 | 1    | Undervoltage detected    | the control bit CONTROL_3.OVUVR is set. If this is the case (OVUVR=1) the bit VSUV has to be cleared after an UV event.  |

|                | vsov | Description             | Remark  |
|----------------|------|-------------------------|---|
| Vs Overvoltage | 0    | No overvoltage detected | In case of an Vs overvoltage event, the output stages will be deactivated immediately and the corresponding failure flag will be set. By default the output stages will be reactivated automatically after Vs is recovered unless |
|                | 1    | Overvoltage detected    | the control bit CONTROL_3.OVUVR is set. If this is the case (OVUVR=1) the bit VSOV has to be cleared after an OV event.   |

# **CONFIG Register**

Address: 3Fh

| Bit         | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3    | D2 | D1             | D0          |
|-------------|-----|-----|-----|-----|-----|-----|----|----|----|----|----|----|-------|----|----------------|-------------|
| Access type | _   | _   | _   | _   | -   | -   | -  | -  | -  | _  | -  | -  | RW    | -  | RW             | RW          |
| Bit name    | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | NO_TW | 0  | NO_ULD<br>OUTn | PWM<br>SWAP |
| Reset value | 0   | 0   | 0   | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0              | 0           |

|                            | NO_TW |         | Description                    | Remark                                   |
|----------------------------|-------|---------|--------------------------------|--|
| No Thermal<br>Warning Flag | 0     | default | Thermal warning flag active    | The global thermal warning bit TW can be |
|                            | 1     |         | No thermal warning flag active | deactivated.                             |


| Global                | NO_ULD OUTn |         | Description                     | Remark   |
|-----------------------|-------------|---------|---------------------------------|--|
| Undeload<br>Flag OUTn | 0           | default | Global underload flag active    | By setting CONFIG.NO_ULD_OUTn the global ULD failure bit is deactivated in |
| Flag OoTii            | 1           |         | No global underload flag active | general.   |

|                     | PWM_SWAP |         | Description         | Remark                                    |
|---------------------|----------|---------|---------------------|---|
| OUT2 PWM<br>Mapping | 0        | default | OUT2 mapped to PWM2 | By setting PWM_SWAP bit, both outputs are |
| •                   | 1        |         | OUT2 mapped to PWM1 | mapped to PWM1                            |

# **ORDERING INFORMATION**

| Device       | Package                | Shipping <sup>†</sup> |  |
|--------------|------------------------|-----------------------|--|
| NCV7710DQR2G | SSOP36-EP<br>(Pb-Free) | 1500 / Tape & Reel    |  |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



| DOCUMENT NUMBER: | 98AON46215E        | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |             |
|------------------|--------------------|---|-------------|
| DESCRIPTION:     | SSOP36 EXPOSED PAD | •   | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative